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As designs become massively interconnect-dominated and present unmanageable
instance complexities, circuit partitioning is recognized as a critical optimization
problem in computer-aided VLSI design automation; the feasibility as well as the
quality of the automatic placement and routing procedures heavily depends on the
quality of partitioning solutions. In this dissertation, the weakness and the limitation
of current partitioning techniques are identified, and new partitioning algorithms are
suggested. Not only we define new metrics for additional qualities of partitioning
solutions, but we also present novel partitioning techniques for large scale designs.
First, we present a new multilevel circuit partitioning algorithm which is
guided by design hierarchies. In addition to a flat netlist hypergraph, a logical design
hierarchy is used as a guidance for multilevel partitioning. Using Rent’s exponent as
a quality indicator for physical connectivities of the hierarchical elements, multilevel
clustering scopes are guided (and dynamically restructured) by strongly connected
vii
hierarchical elements in the design hierarchy. By exploiting the design hierarchy, our
algorithm produces higher quality solutions than conventional multilevel partitioners
and the solutions are also significantly more stable over the multiple runs.
Second, we define stability as an additional quality measure for partitioning
solutions, and a new stable multiway partitioning algorithm is presented. Given
a previous partitioning result P ∗ on an original netlist hypergraph H∗ and a par-
tially modified netlist hypergraph H, a new cost function with similarity factor is
defined to produce a new partition P on H which is similar to the original partition
P ∗. We also present a multilevel version of the algorithm with multilevel restricted
coarsening. The proposed partitioner is especially beneficial to engineering change
order (ECO) applications, where partial modifications of a netlist are handled by
the incremental methodology in a design iteration cycle.
Third, we propose a new multilevel multiway partitioning approach which is
aware of the resource utilization distribution, assuming the resource utilization per
partitioned block is proportional to the logic occupation rate and required intercon-
nection. A new quality, crowdedness, is defined as a virtual complexity metric where
the physical size and the local connectivity of a partitioned block are combined as
the weighted sum. Unlike conventional partitioners focusing on the overall intercon-
nection minimization, which have wide variances in the crowdedness(equivalently,
resource utilization) distribution, the proposed algorithm produces near-optimal so-
lutions in terms of crowdedness distribution while overall interconnection quality is
also improved.
Lastly, we present an improved version of the multilevel partitioning which
utilizes the cluster quality statistics from the multilevel clustering tree constructed
viii
during the coarsening phase. Though the multilevel partitioning paradigm is rela-
tively robust, it has limited flexibility; while the partitioning solution is refined over
multiple levels, the problem instance at each level totally relies on the construction
of the multilevel clustering tree. In the proposed version of multilevel partitioner,
the multilevel uncoarsening phase involves multi-rate unclustering, where some ill-
formed intermediate clusters are identified earlier and unclustered at faster rates
across the levels. The superiority of the suggested multilevel partitioner is justified
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1.1 Circuit Partitioning Problem
Given a set of cells (circuit elements) and the nets that connect these cells, the
circuit partitioning problem is to partition these cells into several disjoint blocks
(subcircuits) of specified sizes such that the number of interconnections between
blocks is minimized. The circuits are typically represented by hypergraphs [27, 8]
as illustrated in Figure 1.1. Circuit partitioning is a critical optimization problem
in many areas of VLSI design automation because the partitioning solutions have
a great impact on automatic placement and routing procedures, especially in large
scale design procedures, where tens of millions of cells are handled. Millions of the
cells cannot be handled in a flat mode any more due to the limitation of computation
power and memory space, and concurrent engineering of the individual subcircuits
can shorten design turnaround time. As a result, a circuit needs to be partitioned
into several blocks where the massive amount of data is broken into manageable



























Figure 1.1: A circuit modeled as a hypergraph. (a) Original circuit consisting of
seven cells and six nets, (b) Hypergraph representation with vertices and hyperedges.
procedure to determine the optimal global positions [12, 9, 38, 44, 29].
The attempts to solve this NP-hard problem [34] have concentrated on finding
heuristic algorithms which yield near-optimal solution in polynomial time [58, 14].
Some of the best known approaches include the move-based iterative improvement
methods such as Kernighan-Lin (KL), Fiduccia-Mattheyses (FM) algorithms and
their variations, which are called iterative improvement partitioning (IIP) tech-
niques [33, 43, 59, 57, 11]. Unlike simulated annealing (SA) approaches [45, 37]
which also are move-based, iterative improvement algorithms are based on the
greedy strategy. They start with some feasible solution and iteratively move to
the best possible neighboring solution. The process is successively performed until
2
Procedure IIP
Input: a given netlist hypergraph hypergraph H = (C,N )
K = number of blocks
Output: K-way partition P = (A1,A2, · · · ,AK)
1. Construct a balanced random partition P
2. repeat
3. Set the initial partition Pi := P
4. while there exists a movable free cell do
5. Select a free cell C with the highest gain (cost reduction)
(Ai = source block, Aj = destination block)
6. Assign cell C to block Aj
7. Lock cell C
8. Update gains of the affected neighboring free cells
9. end while
10. P := the best partition with the lowest cost among
the partitions produced in above while loop
11. until there is no improvement in the cost of partition
Figure 1.2: Basic structure of iterative improvement partitioning (IIP) algorithm.
An entire execution of the while loop is called a pass, hence one run of IIP algorithm
with one starting partition consists of a number of passes.
the algorithm reaches a local minimum, i.e., a solution for which all neighboring so-
lutions have greater costs. (The brief outline of general IIP partitioning algorithm
is shown in Figure 1.2). However, the IIP strategies discussed in this dissertation
all rely on extended neighborhood structures which effectively allow hill-climbing
out of local minima. While these IIP algorithms have been extended in a number
of ways [46, 56, 31, 30, 24, 13, 66, 15], some new strategies using combinatorial
formulations [65, 53] and geometric representations [36, 5, 16] have been explored,
as well.
Clustering is also a sort of partitioning in the sense that it also divide the cells
into disjoint clusters based on the connectivity. However, clustering is distinguished
by that the number of desired clusters are usually not predefined and the sizes of
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clusters are relatively small. Clustering-based approaches are often done in bottom-
up fashions, and used as preprocessing techniques to reduce the problem size before
the top-down partitioning heuristics are applied. This (bi-level) two-phase approach
has been applied with many clustering algorithms [3, 26, 35].
Partitioning heuristics also have an impact on system performance as designs
become interconnect-dominated. In current submicron designs, wire delays tend to
dominate gate delays [6]. Since the number of signals which pass between the
components corresponds to the interactions between the design subproblems, the
differences between on-chip and off-chip signal delays and the pin-limited nature
of large chips makes it desirable to minimize the number of signals traveling off a
given chip. A typical application in this category is the multi-FPGA systems, where
each FPGA is given a fixed available size for logics and a limited number of pins for
connection with other FPGA’s [10, 53, 67, 49, 22, 48]. Partitioning heuristics affect
the layout area, as well. Wires between subcircuits at high levels of the hierarchy
will tend to be longer than wires between subcircuits at lower levels, and total
wirelength is proportional to layout area due to wire spacing design rules. In this
sense, the partitioning technique is natural for this application; if the layout area is
divided into a dense uniform grid, total wirelength can be expressed in “grid” units
or equivalently as the sum over all gridlines of the number of wires crossing each
gridline. This view can also improve routability since it suggests reducing the wire
congestion in any given layout region.
Multiway partitioning can be implemented in two different methods; one
is applying the FM bipartitioning algorithm recursively (recursive bipartitioning,

























Figure 1.3: Multilevel hypergraph bi-partitioning which consists of coarsening, ini-
tial partitioning, and uncoarsening and refinement phases. Hi is the next level
coarser hypergraph of Hi−1.
algorithm to multiway partitioning [57, 55]. In general, the recursive bipartitioning
technique yields higher quality solutions than direct K-way partitioning. Though
direct multiway partitioning tends to produce relatively worse quality solutions and
requires more amount of memory than RBP technique, it shows faster runtime
and higher balance management capability. Maintaining a global view over entire
blocks enables the direct multiway partitioning to be suitable for quick partitioning
refinement or incremental partitioning in engineering change order (ECO) situations,
where partial modifications of a circuit are handled by the incremental methodology
in the design iteration cycle.
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Recently, the new multilevel partitioning paradigm has been introduced in
order to improve partitioning results of iterative improvement approaches especially
for bigger designs [2, 39, 41, 20]. The multilevel partitioning has been shown to be
the most effective approach to producing excellent partitioning quality in a compar-
atively short run time. Multilevel partitioning consists of three phases: multilevel
coarsening, initial partitioning at the coarsest level, and multilevel uncoarsening
with FM refinement (See Figure 1.3). During the coarsening phase, the problem
size is gradually reduced over the levels while capturing strong connectivities in the
circuit netlist. At the coarsest level, a relatively high quality initial partitioning
solution is quickly obtained. Then, the current partitioning solution is successively
propagated to lower levels, where the partitioning solution on the bigger problem
keeps improved by FM refinement. A deeper analysis of the multilevel partitioning
is found in Chapter 5.
1.2 Dissertation Overview
In this dissertation, the weakness and the limitation of current partitioning tech-
niques are identified, and new partitioning algorithms are suggested for each of them.
Not only we define new metrics for additional qualities of partitioning solutions, but
we also present novel partitioning techniques for large scale designs.
• Lack of logical grouping information. In most practical cases, a design
is provided as a hierarchy based on functional and/or spatial decomposition
determined by logic designers. However, this logical grouping information has
been totally ignored in the physical design domain even though such hierarchi-
cal decomposition of the design also implies the physical connectivity [20, 21].
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Chapter 2 presents a new multilevel circuit partitioning algorithm (dhml)
which is guided by design hierarchy. In addition to flat netlist hypergraph,
we use user design hierarchy as a hint for partitioning. This design hierarchy
already has some implications on connectivity between logical blocks in the de-
sign. Using design hierarchy in partitioning is nontrivial since the hierarchical
elements in design hierarchy do not necessarily have strong internal connectiv-
ity; hence we need to determine whether it is preferable to break up or preserve
the hierarchical elements. In order to identify and select the hierarchical el-
ements with strong connectivity, their Rent exponents are used. Then, the
selected hierarchical elements serve as effective clustering scopes during the
multilevel coarsening phase. The scopes are dynamically updated (enlarged)
while building up a clustering tree so that the clustering tree resembles the
densely connected portions of the design hierarchy.
• Instability of the partitioning solutions. Iterative improvement parti-
tioning approaches heavily rely on multiple runs in order to obtain a best
solution among them. The different runs with different initial partitions lead
to a wide spectrum of solutions, from which the best quality solution is picked.
Even though this instability gives us opportunities to find higher quality so-
lutions through the multiple runs, it ironically yields a critical weakness in
incremental applications [19, 17]; very minor changes to a circuit netlist can
produce radically different results, hence it is difficult to achieve timing closure
in the following block-level incremental placement and routing procedures.
In Chapter 3, we propose a new stable multiway partitioning algorithm, where
stability is defined as an additional quality of a partitioning solution. The sta-
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bility of a partitioning algorithm is an important criterion for a partitioning
based placement to achieve timing closure through the repetition of the place-
ment procedure [63]. Given a previous partitioning result P ∗ on an original
netlist hypergraph H∗ and a partially modified netlist hypergraph H, a new
cost function with similarity factor is defined to produce a new partition P
on H which is similar to the original partition P ∗. The proposed algorithm
is the first approach that quantifies the degree of similarity of a current par-
tition to the original partition using similarity cost. Our goal is to build a
new partition in a relatively short run time, whose cut quality is not much
degraded from that of the original partition P ∗ while it preserves as much of
the previous groupings in P ∗ as possible. We also present a multilevel version
of the algorithm with restricted coarsening, and it shows a dramatic speed-up
without the sacrifice of stability and cut quality. The proposed partitioner is
especially beneficial to engineering change order (ECO) applications, where
partial modifications of a netlist are handled by the incremental methodology
in a design iteration cycle. Our approach helps ECO placers maximize the
incremental capability since the portions to be re-placed are minimized.
• Lack of control over the interconnection distribution. In general, par-
titioning algorithms focus on the overall interconnection minimization among
the partitioned blocks. Since the distribution of the interconnection over the
individual blocks are ignored in partitioning, the imbalance of the interconnec-
tion distribution is significantly severe even though the block sizes are still the
feasibility condition [18, 60]. Assuming the resource utilization per each block
is proportional to the logic occupation or required interconnection, the result-
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ing partition will suffer from unbalanced resource utilizations or the critical
resource over-utilizations.
In Chapter 4, we propose a new multilevel K-way partitioning approach which
is aware of the resource utilization distribution. A new quality, crowdedness,
is defined as a virtual complexity metric where the physical size and the lo-
cal connectivity of a partitioned block are simultaneously considered in the
form of a weighted sum. The partitioning solutions obtained by overall inter-
connection minimization have wide variances of local external degrees of the
blocks, and this unbalanced crowdedness may yield unbalanced resource uti-
lization and/or congestions in the following design steps. By minimizing the
maximum crowdedness over the partitioned blocks, the proposed algorithms
produce partitioning solutions where smaller blocks have denser external de-
grees and larger blocks have sparser external degrees. This can be viewed as
an intelligent way of block balance relaxation based on connectivity. These re-
sults are not achievable with any previous conventional partitioning methods,
even with minimization of maximum external degree.
• Limited flexibility of multilevel partitioning paradigm. Though the
multilevel partitioning paradigm is relatively robust, it has limited flexibil-
ity; while the partitioning solution is refined over multiple levels, the problem
instance at each level totally relies on the construction of the multilevel clus-
tering tree. In particular, no knowledge that could have been obtained from
the multilevel coarsening phase is used in the uncoarsening and refinement
phase. Also, further improvements based on the trade-off between run time
and quality have barely been introduced. Through the extensive experiments,
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it is noticed that the increase of the number of levels does not provide reason-
able trade-offs. The limitation of the flexibility of the multilevel partitioning
is an obstacle for fundamental improvement.
In Chapter 5, we present a new improved version of the multilevel partitioning
which utilizes the cluster quality statistics from the multilevel clustering tree
constructed during the coarsening phase; the multilevel uncoarsening phase
involves multirate unclustering, where some ill-formed intermediate clusters
are identified earlier and unclustered at faster rates across the levels.





In this chapter, we present a new multilevel circuit partitioning algorithm (dhml)
which is guided by design hierarchy. In addition to flat netlist hypergraph, we
use user design hierarchy as a hint for partitioning. This design hierarchy already
has some implications on connectivity between logical blocks in the design. Using
design hierarchy in partitioning is nontrivial since the hierarchical elements in design
hierarchy do not necessarily have strong internal connectivity; hence we need to
determine whether it is preferable to break up or preserve the hierarchical elements.
In order to identify and select the hierarchical elements with strong connectivity,
their Rent exponents are used. Then, the selected hierarchical elements are served
as effective clustering scopes during the multilevel coarsening phase. The scopes
are dynamically updated (enlarged) while building up a clustering tree so that the
clustering tree resembles the densely connected portions of the design hierarchy.
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We tested our algorithm on a set of large industrial designs in which the
largest one has 1.8 million cells, 2.8 million nets, and 11 levels of hierarchy. By ex-
ploiting design hierarchy, our algorithm produces higher quality partitioning results
than the state-of-the-art multilevel partitioner hMetis[39]. Furthermore, experi-
mental results show that dhml yields significantly more stable solutions, which is
helpful in practice to reduce the number of runs to obtain the best result.
2.1 Introduction
Circuit partitioning is a critical optimization problem in many areas of VLSI de-
sign automation because the partitioning solutions have a great impact on auto-
matic placement and routing procedures. The attempts to solve this NP-complete
problem have concentrated on finding heuristic algorithms which yield near-optimal
solution in polynomial time. Some of the best known approaches include the itera-
tive improvement methods such as Kernighan-Lin (KL), Fiduccia-Mattheyses (FM)
algorithms and their variations[33, 43, 57, 4]. Recently, a new multilevel partition-
ing scheme has been introduced in order to improve partitioning results of iterative
improvement approaches especially for bigger designs[2, 39, 41]. The multilevel par-
titioning has been shown to be the most effective approach to producing excellent
partitioning quality in a comparatively short run time.
Generally a multilevel partitioning consists of 1) multilevel clustering (coars-
ening), 2) initial partitioning at the coarsest level, and 3) multilevel FM refinement
with unclustering (uncoarsening). During the coarsening phase, the problem size is
gradually reduced over the levels while capturing strong connectivity in the circuit
netlist. Then, the initial partition at the coarsest level is propagated to lower lev-
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els, at which FM partitioning is performed to improve the current initial partition
inherited from the upper level. At each level, only a small number of passes are
needed for FM refinement since the initial partition from upper level already has
quite good quality.
In multilevel partitioning, the levels are determined in the coarsening phase
while identifying and grouping the strongly connected vertices. Through the suc-
cessive level-by-level clustering, a multilevel clustering tree C is constructed. The
clustering tree C and design hierarchy tree D is similar in that both are the rep-
resentations of multilevel hierarchical groupings. The proposed work is motivated
by the observation that the well-grouped hierarchical elements in D can be used to
guide the clustering tree construction. Since the design hierarchy already has some
implications on connectivity between the logical blocks in the design in most cases,
it can be beneficial to construct the clustering tree to be as similar to the design
hierarchy as possible. However, we do not blindly follow every grouping in D, but
instead we identify and select some good hierarchical elements (i.e., the hierarchical
elements with higher internal connectivity) to use them as clustering scopes. Rent
exponents are used as quality indicators to find the good hierarchical elements,
which are called positive scopes. After completion of each one-level clustering, a
clustering scope is updated to a larger scope if clustering process in the scope turns
out to be saturated so that the vertices in the current scope now have chances to be
merged with others in the larger scope at the next level clustering. By this scope
restriction, we expect entire clustering phase to produce a clustering tree which is
biased to the well-grouped logical blocks in the design hierarchy.






















Figure 2.1: Design guided multilevel circuit partitioning problem.
have been reported recently[47, 7, 32]. They mainly focus on problem size reduction
using design-based clustering. The hierarchical elements are selectively preserved
if they are feasible — both size and pin count are smaller than the limit of each
FPGA device. For non-feasible hierarchical elements, some operations are applied
to intelligently break up the elements. Under the size and pin count constraints,
usually their goal is to find a set of the good feasible blocks which maximizes device
utilization, i.e., minimizes the number of FPGA’s used. However, their frameworks
are not directly applicable to general partitioning problems, and they may preserve
the hierarchical elements with loosely connected internal cells unless the external
pin count exceeds the upper bound. Moreover, they are not easily transformed into
the multilevel scheme.
In this chapter, we proposes a new multilevel circuit partitioning, dhml, that
benefits from design hierarchy. It takes a user design hierarchy as well as a netlist
hypergraph, and construct a clustering tree that resembles the design hierarchy
(See Figure 2.1). With this guidance from design hierarchy in multilevel clustering
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phase, experimental results show that dhml yields higher quality solutions than a
conventional multilevel partitioner, hMetis. Speed-up has been also achieved in a
sense that near-optimal solutions are more frequently obtained in multiple runs since
dhml’s partitioning solutions are more stable. An aggressively reduced number of
levels in clustering phase also contributes to the speedup.
2.2 Problem Formulation
Definition 2.1. A circuit is modeled by a network of leaf cells represented by
hypergraph G(V, E), where V is a set of leaf cells and E is a set of hyperedges (nets).
A set of leaf cells which is a subset of V is defined as a cluster.
Definition 2.2. A design hierarchy provided by designer is represented by a rooted
tree. A design hierarchy tree D is a collection of nodes and arcs such that a node
is either a leaf cell or a hierarchical element which contains other nodes as children,
and an arc represents the parent-child relationship between nodes. For a hierarchical
element H, a corresponding cluster CH is derived from H by simply taking the set
of the bottommost leaf cells in H. We call the cluster CH a hierarchical cluster
derived from H.
Notation 2.1. For a given netlist hypergraph G = (V, E) and design hierarchy D,
1. S(v) ≡ the physical size occupied by a leaf cell v.
2. S(C) =
∑
v∈C S(v) ≡ the sum of sizes of leaf cells contained in a cluster C.
3. |C| ≡ the number of leaf cells in a cluster C. For a hierarchical element H,
|H| ≡ |CH |.
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4. E(v) ≡ the number of nets incident on a leaf cell v.
5. E(C) ≡ the number of external nets incident on a cluster C. This is often
referred to as external degree or external pin count of the cluster C. For a
hierarchical element H, E(H) ≡ E(CH).
Problem 2.1. Given a design hierarchy D and G = (V, E), the partitioning problem
is to partition V into k disjoint subsets V1, · · · , Vk, with the objective of minimizing
the cut-set size, i.e., the number of hyperedges that span multiple subsets. If k = 2,
we call the problem bipartitioning.
2.3 Design Hierarchy
Figure 2.1 shows an example of design hierarchy. We use the Rent exponent as
a quality indicator to determine which hierarchical element has a strong internal
connectivity.
2.3.1 Rent’s Rule and Rent Exponent
Rent’s rule is an empirical formula which describes the general relationship between
the number of cells and the number of external nets in a subcircuit (cluster). For a
hierarchical element H,
E(H) = P̄H · |H|rH (2.1)
where rH is Rent exponent or Rent parameter (rH ≤ 1) of H, P̄H is the
average number of pins per cell (1/|H|
∑
v∈CH E(v)).
Rent’s rule has been widely used for interconnection complexity estimation.
Hagen et al.[36] defined the intrinsic Rent exponent to characterize the quality of
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partitioning algorithms. The intrinsic Rent exponent of a given partitioning tree is
the representative value of the quality measure for the corresponding partitioning
algorithm. Also, there have been a few clustering algorithms to identify strongly
connected cells using Rent exponent as a projected quality measure[54, 52]. In
the Rent’s rule based clustering algorithm, the locality of Rent exponent is more
emphasized to select the best merging combinations from candidate neighbors.
Our approach is inspired by the combination of global and local connectivity
information. Given a design hierarchy tree, we can estimate the global quality of
the tree by computing a representative value of Rent exponent, r̄. Contrary to the
partitioning trees, design hierarchy trees usually do not have regular patterns in
sizes and the number of nodes. Rent exponent extraction method in [36] may not
be feasible because data points gathering for linear regression is not totally control-
lable. Hence we have used the average value of all Rent exponent of the hierarchical




rH |H|). The repre-
sentative value obtained from the above is not so useful unless it is combined with
local measure. As used in [54, 52], local Rent exponent is beneficial to exploit local
connectivity information.
Let P (H) be the total number of pins of cells in H, i.e., P (H) =
∑
v∈CH E(v).
Also, let I(H) be the total number of internal pins in H, i.e., I(H) = P (H)−E(H).
Since P̄H = (I(H) + E(H))/|H|, from equation (2.1),
rH =







From the equation (2.3), we note that Rent exponent also captures some




Figure 2.2: Implication of local Rent exponent.
to the external nets, i.e., E(H) = P (H), rH = 1 which is the maximum value.
From the viewpoint of internal connectivity, small Rent exponent implies relatively
high connectivity inside and large Rent exponent implies low connectivity. In [47],
a similar measure — S/T quality (ratio of size to external pin count) — was used
to estimate the connectivity quality of hierarchical elements. However, it does not
capture the internal connectivity, which is more helpful to identify the hierarchical
elements that have more strongly connected cells inside.
As shown in Figure 2.2, a hierarchical element H with small r implies that
it contains relatively more strongly connected cells inside. Thus it is preferable to
preserve the internal connectivity. On the other hand, a hierarchical element H
with large r implies that it has relatively more connections with outside cells, which
means it is preferable to remove the grouping by H so that the cells in H can have
chances to be chosen as strongly connected neighbors from outside of H.
For a hierarchical element H, the weighted average of Rent exponents, r̄ is
used as a threshold value to determine whether the corresponding Rent exponent
rH is small or large. A hierarchical element H is said to be a positive scope if
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rH < r̄, a negative scope otherwise. With the guidance of preliminary knowledge of
connectivity information from design hierarchy, multilevel clustering is performed
while restricting the clustering scopes to good hierarchical groupings — positive
scopes.
2.4 Multilevel Partitioning
In this section, we provide a multilevel clustering algorithm which is guided by the
Rent exponents which imply the local connectivity quality of the design hierarchy.
Then, the entire partitioning algorithm, dhml, is presented.
2.4.1 Design Hierarchy Guided Clustering
As shown in Figure 2.1, coarsening phase of the multilevel partitioning consists of
successive bottom-up clustering procedures from a set of leaf cells. During the coars-
ening phase, large nets are contracted to smaller nets and a sequence of successively
smaller hypergraphs are constructed. Thus, several vertices at the current level are
merged together into a bigger vertex at the upper level, eventually forming a k-level
tree C.
The main purpose of multilevel clustering is to create a small hypergraph
such that a good bisection of the small hypergraph is not significantly worse than
the bisection directly obtained from the original hypergraph[39]. This quality preser-
vation ensures that the following top-down refinement does not need much effort to
improve the initial partition inherited from the upper levels. Although best initial
partition at the coarsest level does not always guarantee the best partition at the
finest level with leaf cells, there are more chances to reach a higher quality final
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Procedure construct cluster tree
Input: bottommost netlist hypergraph G = (V, E),
h-level design hierarchy tree D
Output: k-level clustering tree C
1. Extract scope tree D′ from D
2. for each leaf cell v ∈ V do
3. Determine a clustering scope H(v) in D′
4. G0(V0, E0) = G(V, E), k = 0
5. do
6. Gk+1 = cluster one level(Gk)
7. k = k + 1
8. while |Vk| > α and |Vk|/|Vk−1| < β
Figure 2.3: Clustering tree construction procedure.
solution if we construct a higher quality clustering tree. Fortunately we have an
additional grouping information in user design hierarchy tree D, which is originally
based on functional decomposition. Design hierarchy D and Rent exponents of
hierarchical elements in D give a guidance for the multilevel clustering procedure.
Clustering is defined as the merging process of the existing vertices to form
a smaller number of bigger vertices. In multilevel partitioning schemes published,
pairwise merging has been widely used[39, 41, 2]. We have performed extensive
experiments with various clustering methods, and FC(First Choice) coarsening pro-
posed in [41] turned out to be the most effective. Thus, we are using a connectivity
cost and merging policy similar to FC in hMetis. Even though we are using the
same idea as the one in hMetis to form bigger vertices, entire clustering scheduling
is quite different because of the existence of guidance from design hierarchy D.
Figure 2.3 summarizes our multilevel clustering tree construction procedure.
































17M LIP NO 15
17M D>P N%O 1+6
132 A0=(Q 174 ARS?EGA(BL0RTAIB?(QU
Figure 2.4: Design hierarchy restructuring.
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that all the negative scopes are removed from D (See Figure 2.4). The resulting tree
only with the hierarchical elements which are positive scopes is called scope tree. In
general, the vertices in a negative scope have more freedom to be merged with others
outside of the scope. Meanwhile, the vertices in the positive scope are restricted to
be merged with those within the scope. Next, for each leaf cell v, we determine
a clustering scope in D′ (Step 2, 3). A clustering scope of v is the closest (and
smallest) ancestor of v in D whose Rent exponent is smaller than r̄, and denoted
by H(v). Hence, initially the parent of v in the scope tree D′ is chosen as H(v). If
there is no positive scope for v in D, the root of D is assigned to H(v); no clustering
scope restriction is applied for such v.
Then, starting from the bottommost netlist hypergraph, we successively con-
struct the upper level hypergraphs until the number of vertices is small enough or
clustering process is saturated, i.e., no more significant reduction is available (Step
4–8). In step 8, α and β represent a desirable size at the coarsest level and a
threshold value of slow reduction rate respectively. In our experiment, α = 100 and
β = 0.9 have been used.
The main clustering procedure is presented in Figure 2.5. First, we arrange
the vertices in Vi so that cluster v cannot be matched before u if H(v) is a proper
ancestor of H(u) (i.e., the set of leaf cells in H(v) contains all the cells in H(u) and
H(v) is a larger scope than H(u)) The vertices whose clustering scopes with level
(height) l in D are grouped together in Wl (Step 1).
Next, the matchings are performed from the lowest level W1 at which the
scopes are the smallest. For each level of the scope, we randomly select an anchor
cluster v which has not yet been matched to form one of the upper level vertices.
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Procedure cluster one level
Input: hypergraph Gi = (Vi, Ei)
Output: contracted hypergraph Gi+1
1. Compute {Wl | Wl = {v | v ∈ Vi,H(v)’s level is l}}
2. for l = 1 to h do
3. while there exist unmatched vertices in Wl do
4. Randomly select an unmatched v in Wl
5. Find w ∈ Vi that maximizes clus cost(v, w)
such that H(w) ⊆ H(v)
6. if there is no such w
7. Create a singleton cluster v′ in Vi+1
8. else if w is unmatched
9. Create a cluster v′ in Vi+1 with (v, w)
10. else if w is matched in existing v′ ∈ Vi+1
11. Append v to v′
12. H(v′) = H(v)
13. Remove saturated hierarchical elements in D′
and update H(v′) accordingly
Figure 2.5: Main clustering procedure.
For the cluster v, we consider the neighbors which are connected to v by some
nets in Vi and are located inside of H(v). We have an upper bound size µ for
the resulting upper level vertex. In step 5, with the restricted scope and the size
upper bound, the best target vertex w is chosen that maximizes a clus cost(v, w)
=
∑
e∈Ei,e∈{e|v∈e,w∈e} 1/(|e| − 1) which is adopted from [39]. Using the restricted
scope, only the potentially good neighbors in H(v) are searched to be merged with
v. If the best neighbor w has not yet contributed to form any upper level vertices,
v is merged with w and a new vertex v′ ∈ Vi+1 is created (Step 8–9). If the best
neighbor w has been already matched with others and contributed to form an upper
level vertex v′, v is appended to v′ which w belongs to (Step 10–11). In case that
there is no such best neighbor for v, a new singleton vertex v′ only with v is created
23
(Step 6–7).
Like FC coarsening in [39], only-unmatched-neighbor condition is relaxed,
and even the matched neighbors are also considered unless the size of the resulting
upper vertex violates the maximum allowable size µ. In our experiments, µ has been
set to b × Stotal, where b is the balance ratio parameter for a partitioning problem
and Stotal =
∑
v∈V S(v). If both matched and unmatched vertices are considered as
neighbors, the number of vertices in the successive coarse hypergraphs may decrease
by a large factor, potentially limiting the effect of multilevel refinement. Hence,
usually the reduction rate is controlled by a certain constant in the conventional
multilevel partitionings, e.g. 1.7 to ensure sufficiently many levels in a clustering
tree for refinement procedure to effectively improve the quality. However, we have
removed the reduction rate control to take full advantage of the guidance of design
hierarchy, and the matching (merging) procedure is performed until every lower level
vertex is contributed to an upper level cluster. As a result, the number of levels
is usually significantly less than that of the conventional multilevel partitioning.
Our experimental results show that this does not degrade the quality since our
clustering procedure builds up a clustering tree with better connectivity quality in
spite of having fewer levels due to the correct guidance from design hierarchy.
The clustering scope of a newly created vertex v′, H(v′), must be updated
for the next round clustering on Vi+1. It is obvious that H(v′) is set to H(v) for a
new vertex v′ created in step 7 and 9 since H(w) ⊆ H(v). Even in the case that v is
appended to an existing upper level vertex v′ (Step 11), H(v′) ⊆ H(v) is guaranteed
due to the initial ordering by scope level in step 1, hence we choose H(v) for the
new clustering scope of v′ (Step 12).
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After the completion of one-level clustering, the existing clustering scopes
are examined and updated for the next level clustering in step 13. As the global
saturation condition is examined in construct cluster tree, for each clustering
scope, local saturation condition is checked and the scope is removed from the scope
tree to enlarge the scope if necessary as shown in Figure 2.4. For a clustering scope X
in D′, let CX,i be {v ∈ Vi+1|H(v) = X after i-th level clustering}. Then, a clustering
scope X is said to be saturated at level i and removed if either |CX,i| ≤ α(X) or
|CX,i|/|CX,i−1| ≥ β(X) (in our experiments, α(X) = dS(X)/µe and β(X) = 0.7).
If X turns out to be saturated after the one-level clustering, for every cluster v in
CX,i, H(v) is updated with the parent of X in the scope tree D′, which is larger
but still is a good grouping in D. Whenever one level clustering is done, we check
and remove the local saturation in this manner until the global saturation condition
holds.
2.4.2 Design Hierarchy Guided Multilevel Partitioning
Figure 2.6 describes dhml, our multilevel bipartitioning algorithm using design hier-
archy guided clustering. As a first step, the algorithm computes the Rent exponent
for each hierarchical element. Then, as shown in the previous section, the design
hierarchy tree D is used to guide multilevel clustering. After the completion of the
multilevel clustering, we have a k-level clustering tree. At the coarsest level k, FM
bipartition is applied for max times with different random initial bipartitions, and
the best cut quality partition is chosen to be propagated down to the lower levels as
an initial partition (In our experiments, max = 20). The initial partitioning phase
(step 3–5) is very fast since there are only a few vertices to be partitioned at the
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Algorithm dhml
Input: netlist hypergraph G = (V, E),
design hierarchy tree D
Output: bipartition P0 = {V1, V2}
1. Perform Rent exponent computation on D
2. construct cluster tree(G, D)
3. for i = 1 to max do
4. Generate a random initial bipartition R on Gk
5. Qi = FMbipartition(Gk, R)
6. Pk = best bipartition among Qi’s
7. for i = k − 1 down to 0 do
8. Pi = FMbipartition(Gi+1, Pi+1)
Figure 2.6: The dhml multilevel partitioning.
coarsest level. In step 7 and 8, uncoarsening and FM refinement is performed using
the current best partition from the upper levels as an initial partition. The number
of passes to improve the current partition is only one or two in most cases because
the initial partition from the coarser levels has already good quality.
We also can extend the algorithm dhml to multi-way partitioning by applying
this bipartitioning recursively. For each bipartitioning, a partial design hierarchy
tree is extracted from the original entire design hierarchy tree D, in which the leaf
cells are the cells that belong to the current partition. This partial tree is used to
guide the sub-partitioning in the same way described previously.
2.5 Experimental Results
We implemented our algorithm in C++/STL and evaluated the performance on
six large scale industrial circuits, which are real circuits used in industry.1 The
1Note that we cannot use the standard partitioning benchmark circuits from MCNC and ISPD-
98 since the design hierarchy information is not given. Moreover, the industrial circuits we use are
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characteristics of the design hierarchies and the netlist hypergraphs for these circuits
are shown in Table 2.1, where the largest circuit ind6 has about 1.8 million cells, 2.8
million nets, and 11 levels of hierarchy. The fourth column shows the height of each
design hierarchy tree and the number of hierarchical elements. We first describe
the stability of our algorithm, and then the cut quality is shown as the number of
partitions varies. Finally, the preservation of design hierarchy is discussed.
Table 2.1: The characteristics of the circuits.
Circuit No. cells No. nets h/No. hier. nodes
ind1 15186 19152 6/302
ind2 136340 183340 9/10427
ind3 224908 187595 5/57590
ind4 414633 414013 13/94796
ind5 1213105 1317889 13/33277
ind6 1841147 2788461 11/35449
As pointed out in [4], a common weakness of the partitioning methods based
on iterative improvement is that the solution quality is not stable. This instability
is inherent to conventional multilevel partitioners as well since they also use move-
based approaches which depend on the initial solutions. However our algorithm
which is guided by design hierarchy shows more stable solution ranges while having
better minimum solution as shown in Figure 2.7. Our experiments indicate dhml
will have more chances to achieve near-optimal solutions in a smaller number of
runs. Also, the average solution is very close to the minimum solution, which is
useful in real CAD tools because hundreds of runs cannot be performed.
Table 2.2 summarizes the cut set size comparison of dhml and hMetis.2
significantly larger than the standard benchmark circuits.
2Note that 256-way partitioning is meaningful since systems with more than 200 FPGA’s are
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Figure 2.7: The ranges of partitioning solutions from 10 runs of each partitioner
(Cut set sizes of 2-way partitionings for ind1, ind2, ind3, and ind4, and cut set sizes
of 16-way partitionings scaled by 1/20 for ind5 and ind6 are shown).
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Table 2.2: Minimum cut set size comparison of dhml vs. hMetis with 5% balance
ratio at each bipartitioning.
2-way 16-way 256-way
Circuit dhml hMetis dhml hMetis dhml hMetis
(5 runs) (10 runs) (5 runs) (10 runs) (5 runs) (10 runs)
ind1 64 69 437 483 – –
ind2 133 134 1203 1294 14633 16137
ind3 292 305 1454 1551 7450 7508
ind4 202 208 3394 3498 12013 13999
ind5 1376 1352 7410 7950 22474 24454
ind6 55 56 8275 8265 33472 35075
For fair comparison, hMetis results are based on FC coarsening and FM refinement
options.3 As shown in the table, dhml produces up to 16% improved results in terms
of the minimum cut set sizes in half the runs of hMetis. The quality improvements
are more prominent when the number of partitions is relatively large. For large scale
designs, a small number of partitions blunt the favorable effect from the guidance of
design hierarchy because the resulting partitions are too coarse to benefit from the
clustering guided by the hierarchical elements whose sizes are much smaller than the
partition sizes. Also, note that the balance constraint is actually more relaxed as the
number of partitions increases since the imbalance at the top level bipartitioning can
be accumulated to the lower level sub-bipartitionings. This loose balance constraint
for a large number of partitions enables dhml to produce relatively higher quality
solutions than it is applied to only a small number of partitions since it helps the
well-grouped clusters (possibly quite irregular in sizes) avoid being forced to split
3The simplified version of hMetis, shmetis, uses default options of HFC (hybrid FC which is
a variation of FC), FM refinement, and V-cycle. However, shmetis do not show any significantly
different results from hMetis with the options we used. The post-processing called V-cycle in
shmetis also can be applied to dhml to enhance the final result, but the impact on the quality was
very little for both hMetis and dhml.
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up for balancing.
As many researchers noticed, the direct k-way partitioning is very susceptible
of being trapped into a local minima and requires prohibitively large amount of
memory even though it is the fastest way of partitioning and beneficial to better
balancing. Our experiments also agreed with this observation and the direct k-way
version of hMetis (khmetis) produced the solutions averagely 56% worse than the
recursive version in the same number of runs; hence the results of khmetis have been
dropped from the comparison.
In the case of ind1, the minimum cut set size of 64 was obtained in every
run of dhml. In addition, due to the design hierarchy guided clustering, all the
minimum cuts have been achieved at the coarsest level (i.e., no further improvement
was needed in the refinement phase), where the problem size has been reduced to
1/150. In most cases, the initial partitions at the coarsest level show 20%–50%
smaller cut sets than hMetis, which justifies the superior quality of the multilevel
clustering tree guided by design hierarchy. This implies that the proposed design
hierarchy guided multilevel clustering may be used as a stand-alone preprocessing
step to reduce the problem size for partitioning of very large scale circuits without
significant sacrifice of quality. Also, the number of levels in dhml is reduced to 55%–
75% of that in hMetis while the number of passes for FM refinement at each level
is not increased.
Table 2.3 reports the CPU times for 10 runs of 2-way partitioning. The third
column represents the CPU times for dhml without design hierarchy guidance option,
which has the same functionality and time complexity as hMetis. As shown in the






















































Figure 2.8: Preservation of design hierarchy for 8-way partitioning (ind1); Distri-
bution of the leaf cells in each of the hierarchical elements after partitioned by
(a) hMetis (cut set size = 288) and (b) dhml (cut set size = 228)
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Table 2.3: CPU times for 2-way partitionings. Each value reports the total amount
of time required by each of the partitioners for 10 runs. (the times are in seconds
on an Ultra Sparc 5 @360MHz).
dhml hMetis
Circuit dh-guided no dh-guided
ind1 12.3 16.7 10.2
ind2 133.2 177.1 115.7
ind3 232.0 255.5 213.1
ind4 477.2 511.6 439.7
ind5 1625.6 1752.4 1483.6
ind6 4377.4 4576.5 4120.3
dhml without design hierarchy guidance even though there are a few additional steps
to use design hierarchy information. This indicates that clustering scope restriction
and level reduction contribute to the runtime reduction. However, not because of the
difference in algorithmic complexity, but because of the difference in implementation
details, hMetis is still slightly faster than dhml.
Lastly, the graphs in Figure 2.8 visualize a typical comparison of the preser-
vation of design hierarchy in terms of the leaf cell distribution after partitioning. In
these graphs, 10 hierarchical elements whose leaf cells have been distributed over
two or more parts in hMetis are randomly chosen (Figure 2.8 (a)), and their distri-
bution in dhml is depicted again in Figure 2.8 (b). It is obvious from this example
that dhml better preserves the groupings in design hierarchy while still yielding a
higher quality solution (26% smaller cut set size in this example) than dhml. This
design hierarchy preservation can be desirable for some other physical design issues
(e.g. circuit performance, predictable place & route, etc.)
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2.6 Conclusion
A new multilevel partitioning framework that takes advantage of user design hi-
erarchy has been presented. As a guidance of design hierarchy, clustering scope
restriction is used to construct a multilevel clustering tree. The clustering scopes
are selectively determined by Rent exponent computation and updated dynamically
while the clustering tree is being built up. Due to the benefit from the guidance
by the design hierarchy which has implications on connectivity between functional
blocks, our proposed algorithm generates better multilevel clustering tree while the
number of levels is aggressively reduced. Our experiments on large scale real circuits






We propose a new stable multiway partitioning algorithm, where stability is defined
as an additional quality of a partitioning solution. The stability of a partitioning
algorithm is an important criterion for a partitioning based placement to achieve
timing closure through the repetition of the placement procedure [63]. Given a pre-
vious partitioning result P ∗ on an original netlist hypergraph H∗ and a partially
modified netlist hypergraph H, a new cost function with similarity factor is defined
to produce a new partition P on H which is similar to the original partition P ∗.
The proposed algorithm is the first approach that quantifies the degree of similarity
of a current partition to the original partition using similarity cost. Our goal is to
build a new partition in a relatively short run time, whose cut quality is not much
degraded from that of the original partition P ∗ while it preserves as much of the
previous groupings in P ∗ as possible. We extend the proposed algorithm to the
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multilevel paradigm using restricted coarsening, and the multilevel implementation
of the algorithm shows a dramatic speed-up without sacrificing the desired quali-
ties of the partitioning solutions. The proposed partitioner is especially beneficial
to engineering change order (ECO) applications, where partial modifications of a
netlist are handled by the incremental methodology in a design iteration cycle. Our
approach helps ECO placers maximize the incremental capability since the portions
to be re-placed are minimized. Experimental results show that both the flat and
multilevel version of the proposed algorithm achieve a high quality partition com-
parable to a state-of-the-art multilevel partitioner hMetis [41], while many portions
of the groupings in the previous partition are preserved in the current partition.
The trade-off between similarity and cut quality with respect to a varying similarity
coefficient is also shown.
3.1 Introduction
As mentioned in Chapter 1, millions of the cells cannot be handled in a flat mode any
more due to the limitation of computation power and memory space, and concurrent
engineering of the individual subcircuits can shorten design turnaround time. As
a result, a circuit needs to be partitioned into several blocks where the massive
amount of data is broken into manageable sizes. Also partitioning techniques are
often embedded in the large scale placement procedure to determine the optimal
global positioning.
Multiway partitioning can be implemented in two different methods; one is
applying a bipartitioning algorithm (e.g. FM algorithm) recursively (recursive bipar-
titioning, RBP) [43, 33], and the other is a direct K-way partitioning, an extension
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of the FM algorithm to multiway partitioning [57, 55]. Though direct multiway
partitioning tends to produce relatively worse quality solutions and requires more
amount of memory than RBP technique, it shows faster runtime and higher balance
management capability. Maintaining a global view over entire blocks renders the di-
rect multiway partitioning suitable for quick partitioning refinement or incremental
partitioning in engineering change order (ECO) situations, where partial modifica-
tions of a circuit are handled by the incremental methodology in the design iteration
cycle.
The move-based partitioning techniques heavily rely on multiple runs in order
to obtain a best solution among them. The different runs with different random
initial partitions lead to a wide spectrum of solutions, from which the best quality
solution is picked [4]. Even the multilevel partitioning paradigm [39, 41], which is
known to be the most effective approach to producing excellent partitioning quality
in a relatively short runtime, is subject to this instability, since FM is still used
as an underlying partitioning algorithm at each level. The instability caused by
randomness gives us opportunities to find better solutions through the multiple
runs. However, as pointed out recently [68, 63], a lack of stability ironically yields a
critical weakness in ECO situations for large scale designs including the reiteration
of placement procedures for timing closure; very minor changes to a netlist can
produce radically different results, hence it is difficult to achieve timing closure in the
placement iterations. The instability of the min-cut based placement procedure is
due to the limitation of the partitioning algorithms which is unstable in the multiple
runs.
A small number of research results in the area of ECO (or incremental) algo-
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rithms for physical design have been reported recently [25]. Even though there have
been a few works on floorplanning [28], placement [23, 51], and FPGA placement
and routing [61, 62], very little work has been done in incremental partitioning. In
this chapter, we propose a novel incremental algorithm for multiway partitioning to
support ECO applications, taking into account the stability of a partition.
Given a previous partitioning result P ∗ on an original netlist hypergraph H∗
and a partially modified netlist hypergraph H, a new cost function with similarity
factor is defined to produce a new partition P on H which is similar to the original
partition P ∗. The new similarity factor measures how much the current partition
resembles the previous partition, i.e., how many of the cells that were grouped in
one block remain grouped in a same block. Using a new cost function combined
with similarity factor, stability is defined as a quality of a partition, and cut quality
and similarity are considered simultaneously.
The proposed partitioning technique is especially beneficial to incremental(or
ECO) placers within each resulting blocks, since it tries to minimize the portions
to be re-placed implying their incremental capability to handle re-usable portions
are maximized, while the inter-block connections are still taken care of. There are
also several other applications that can benefit from the use of stability. Suppose
a partition obtained from any kind of grouping criteria, which is not necessarily in
a regular or balanced form, e.g., logical blocks in design hierarchy, clusters having
preferable delay performance, partitioning results with a different objective or even
with a different number of blocks, etc. Our approach provides a systematic method-
ology to make the final partition resemble the original grouping so that the desirable
properties in the original groupings are preserved without detailed knowledge on the
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criteria that the original grouping was obtained from.
A simple approach has been suggested as a preliminary solution for incre-
mental partitioning in [25]. They demonstrated a trade-off between cut quality and
runtime with respect to the threshold value which determines the range of the ad-
jacent neighbors of the modified cells that are allowed to move. Higher threshold
values allow more indirect neighbors of the modified cells to move, while zero thresh-
old value prohibits any moves of other cells except the modified cells themselves.
With zero threshold value, a resulting partition will be very similar to the original
one since all the non-modified cells remain in their previous blocks. However, as
conceived naturally, lower threshold values (especially with more modification rate,
e.g., ≥ 10%) render the cut qualities of the solutions very far from near-best solu-
tions even though runtime is much shorter thanks to the greatly reduced problem
size. On the other hand, if a little higher threshold value is used (i.e., larger amount
of the circuits are to be rearranged), most of the cells in the hypergraph are allowed
to move and they form a totally different result from the original partition.
Another intuitive way of stable partitioning is to start the iteration of moves
not at a random partition, but at the one derived from the previous partition, and
follow the same procedure of the normal FM algorithm. In this case, there is no
problem size reduction effect, but speed-up is still achieved in a sense that multiple
runs to obtain a best partition are not necessary. However, the resulting partition
is not guaranteed to be similar to the previous partition, since the sequence of the
cell moves is driven solely by cut quality.
Our contribution can be summarized as follows; 1) Assuming the original
partition is the best quality solution for the original circuit, for a partially modified
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circuit, a near-best solution is quickly achieved starting from the original partition
as an initial partition. Unlike the preliminary work above, a global view of the entire
circuit is maintained over the entire blocks throughout the partitioning procedure.
The need for multiple runs to obtain a best solution is removed and only a small
number of passes is needed in the one run if we emphasize similarity. 2) We provide
a novel scheme to quantify the similarity of the current partition to the original
partition. As opposed to the conventional partitioners without any consideration of
the similarity, our approach produces a stable solution that is quite similar to the
original partition with a little sacrifice of cut quality (or possibly with a better cut
quality). A stable partitioning solution obtained from an incremental partitioner
has a great impact on the following ECO placement and routing steps. The larger
amount the cells are aggregated as in the previous partition, the smaller portions
of the blocks are to be rearranged by the incremental placers and routers. 3) Using
the proposed algorithm as the underlying partitioner for each level of refinement,
our approach is extended to the multilevel paradigm. Restricted coarsening used
in V-cycle [39] is modified for the construction of a multilevel clustering tree. The
multilevel implementation of the algorithm shows a dramatic speed-up without sac-
rificing the desired qualities of the partitioning solutions of the flat version.
3.2 Preliminaries
The notations used throughout this chapter are defined below. The basis of the
notations comes from [55] and definitions to constitute our cost function are also
described.
Definition 3.1. A circuit is modeled by a netlist hypergraph H = (C,N ), where C
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Existing partitioner Proposed algorthm
Original netlist H* Modified netlist H
(Incremental)
placer & router
Original partition P* New partition P similar to P*
Cell resizing,
logic restructuring, etc.
Figure 3.1: Flow chart for the proposed algorithm.
is a set of cells with associated sizes and N is a set of nets (hyperedges) connecting
two or more cells. A pin is a connection point between a cell and a net.
Definition 3.2. A K-way partition of a hypergraph is described by the K-tuple,
P = (A1,A2, · · · ,AK) where Ai ∩ Aj = ∅ for i 6= j and ∪iAi = C. Ai is said to be
the i-th block of the partition.
Definition 3.3. Given a circuit hypergraph H = (C,N ), the K-way partitioning
problem consists of finding a partition of K blocks (K ≥ 2) such that the intercon-
nections between the blocks are minimized while the block sizes are constrained to
a certain size.
The objective cost function to quantify the inter-block interconnection varies;
The most popular cost function is the cutset size, the cardinality of the set of the
nets which are cut, i.e., the number of nets having at least one cell in more than one
block. In our work, a cut net is assigned a value i − 1 if the number of blocks the
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net straddles is i, and the sum of these values of cut nets constitute the cut cost.
Similarly, the sum of external degree (SOED) of each block can be used as a cut
cost. In this case, a cut net is assigned a value i if the number of blocks the net
straddles is i.
Notation 3.1. For a given hypergraph H = (C,N ) and a given block Ai,
(1) S(C) ≡ the size of a cell C.
(2) |Ai| ≡ the number of cells in Ai.
(3) nC ≡ the number of nets incident on a cell C (the number of pins on C).
(4) p = maxC∈C(nC), pavg =
∑
C∈C(nC)/|C|
In this chapter, the original partition, denoted by P ∗ = (A∗1,A∗2, · · · ,A∗K∗),
is the resulting partition from the original hypergraph H∗ using one of any existing
partitioning algorithms. The original partition is also called the golden partition in
this chapter since it is assumed to be the most desirable solution for the original
hypergraph H∗. Figure 3.1 shows the basic flow in which our algorithm is applied
using P ∗.
For a series of partitions, we define stability as follows.
Definition 3.4. Stability is defined as the quality that the ensuing partition P on
the modified hypergraph H is similar to the original partition P ∗ on the original
hypergraph H∗. The terms stability and similarity are used interchangeably in this
chapter. For a partition to be more stable with respect to P ∗ (or more similar to
P ∗), the cells in the current partition need to have as many of block neighbors as
possible.
Definition 3.5. Block neighbors of cell C, BN(C) is defined as the set of the cells
that were placed in the same block following an original partition P ∗. For a cell
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C ∈ A∗i ,
BN(C) = A∗i ∩ C
Note that C is a block neighbor of itself. Also, block neighbors of cell C in Aj are
defined as
BNAj (C) = BN(C) ∩ Aj = A∗i ∩ Aj
Missing block neighbors of cell C in Aj are defined as the set of cells that were
placed in the same block in P ∗, but now are in a block other than Aj in P




It is convenient to introduce a notation Bij to count how many of the cells in the
i-th block in P ∗ are now placed in the j-th block in P .
Bij = |A∗i ∩ Aj |
3.3 Cost Function
In this section, we define a multi-objective cost function with a cut quality factor
and a similarity factor. We associate the original K∗-way partition P ∗ with the
original hypergraph H∗ = (C∗,N ∗) and a current K-way partition P with a modified
hypergraph H = (C,N ) in the following discussion. Note that K is not necessarily
the same as K∗.
Definition 3.6. For a given hypergraph H, the partition cost of P consists of the
cut cost, which corresponds to the number of interconnection between blocks, and
the similarity cost which measures the degree of similarity to the original partition
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P ∗. As a result, the partition cost of P is defined as
fpar(P ) = fcut(P ) + Rfsim(P )
where the similarity coefficient R is a positive weighting constant for similarity cost.
Definition 3.7. Consider a cell C ∈ A∗i in the original partition P ∗. Similarity
cost of the cell C in block Aj in the current partition P is defined as the number of
missing block neighbors of C that were placed in the same block in P ∗ but now are
in a different block in P . The newly added cells into H which did not exist in H∗
are assigned a similarity cost of 0. For a cell C ∈ Aj ⊂ C,
fsim(C) =




k if C ∈ A∗i ⊂ C∗
0 if C /∈ C∗
















































The normalized similarity cost is defined as fsim(P )/|C|, which is interpreted as the
average number of missing block neighbors per cell.
If the cells are more aggregated as in the original partition, the similarity
cost is lower, whereas if the cells in a same block are more scattered in the current
partition, similarity cost is higher.1 For instance, if two hypergraph H∗ and H are
identical, it is obvious that fsim(P ) = 0 when P = P ∗. Note that if there is only
a change in the ordering of blocks, it still is regarded as the same partition, hence
fsim(P ) = 0. Figure 3.2 shows examples of the proposed similarity cost.
Definition 3.8. For any cell C such that C ∈ Aj ⊂ C in P and C ∈ A∗i ⊂ C∗ in
P ∗, if there are no missing block neighbors of the cell C in Aj then the partition P
is said to be a perfectly preserved partition of P ∗, and is denoted by P  P ∗.




It is obvious that P  P ∗ if and only if fsim(P ) = 0 with respect to P ∗.
Definition 3.9. The gain of a cell C in block Ai to block Aj , γAj (C), represents
the amount of cost reduction after C is moved to Aj , 1 ≤ i 6= j ≤ K.
γAj (C) = fpar(P )− fpar(P ′)
where P ′ is a new partition generated by the move of C. Cut gain κAj (C) and
similarity gain λAj (C) are defined respectively:
κAj (C) = fcut(P )− fcut(P ′)
λAj (C) = fsim(P )− fsim(P ′)
1In the sense that a lower value of the similarity cost represents a lower degree of discrepancy
in groupings, similarity cost, semantically, has the meaning of discrepancy cost.
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Original partition P*
A new partition P1 (f
sim
(P1) = 14)
A new partition P2 with one missing cell and one new cell (f
sim
(P2) = 28)
A perfectly preserved partition of P*, P3 (f
sim
(P3) = 0)
Figure 3.2: Similarity cost
Then, we have
γAj (C) = κAj (C) + RλAj (C)
3.4 Proposed Algorithm
We consider a current hypergraph H that is obtained from applying any of the
following modifications on the original hypergraph H∗: cell resizing, cell addition,
cell deletion, net addition, and net deletion. Note that even only with some cell
resizing it may not be possible to keep the original partition P ∗ since the feasibility
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Procedure simP
Input: a given netlist hypergraph hypergraph H = (C,N )
K = number of blocks
R = similarity coefficient
P ∗ = K∗-way original partition on H∗
Output: K-way partition P = (A1,A2, · · · ,AK)
1. Construct a balanced initial partition Pi from P ∗ and set P := Pi
2. repeat
3. Initialize the gains for all cells based on P
4. while there exists a movable free cell do
5. Select a free cell C with the highest gain
(Ai = source block, Aj = destination block)
6. Assign cell C to block Aj
7. Lock cell C
8. Update the cut gains for the affected free cells
9. Update the similarity gains for the affected free cells
10. end while
11. P := the best partition with the lowest cost among
the partitions produced in above while loop
12. until there is no improvement in the cost of partition
Figure 3.3: Proposed algorithm (simP)
is broken due to the violated balance constraint.
3.4.1 Stable Multiway Partitioning
The basic structure of the proposed algorithm is similar to the algorithm used in [33,
57, 55] since it is based on the iterative improvement partitioning (IIP) technique.
Figure 3.3 shows the structure of the proposed algorithm.
In constructing an initial partition (step 1 of Figure 3.3), there are two differ-
ent possible approaches. One approach is to simply create a random initial partition,
like most of the existing partitioning algorithms. In this approach, not only will the
initial partition be random but the initial value of the similarity cost will also be
some random value (possibly very large). Another approach that can be used to
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create the initial partition is to begin with a perfectly preserved partition directly
derived from the original partition P ∗. In this scenario, ideally fsim = 0 since
the groupings of the existing cells are identical to their groupings in P ∗. However,
the balance constraint is usually violated due to the cell resizings and/or cell addi-
tions/deletions. Hence, the initial partition is forced to be balanced within a given
balance constraint by a small number of random cell moves from larger blocks to
smaller blocks. Though the first approach (which is called constructive approach
since stability is constructed during the series of the cell moves in the algorithm)
could be useful for some other applications, we use the second approach (which is
called destructive approach) for ECO applications — the algorithm begins with a
very stable partition but moves away from this stability to achieve a lower overall
cost. We observed the constructive approach becomes effective if the modification
is significantly large, but for partial modification that occurs in ECO situations, the
destructive approach is suitable.
The main operations of the procedure simP include the selection of a best
cell based on the cell gain (step 5) and the update of the gains of the affected cells
(step 8, 9). The gain update operation must be designed efficiently because the cell
gains are used in the selection of a best cell. Computation and update of cut gains
are described in [33, 57].
3.4.2 Gain Computation
Since our approach is built on the conventional IIP flow [57, 33, 55], we restrict our
focus to similarity gain computation, which is introduced as a new quality factor.
In the following discussion, we ignore the similarity gain computation of the cells
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which were newly added into the current hypergraph H, since their similarity costs
and gains always remain zero throughout the process.
From Definition 3.7 and Definition 3.9, we have the following lemmas.
Lemma 3.1. Let a cell C be in A∗i in the original partition P ∗, and be in Aj in P .
In a partition P = (A1,A2, · · · ,AK) on a hypergraph H = (C,N ), the similarity
gain associated with moving cell C from block Aj to block Ak is
λAk(C) = 2(|BNAk(C)| − |BNAj (C)|+ 1) = 2(B
i
k −Bij + 1)
Proof. Moving the cell C in block Aj to block Ak affects the similarity costs of
the cells in BNAj (C) (including itself) and BNAk(C). Let fsim and f
′
sim be the

















1) For cell C itself,
fsim(C)− f ′sim(C) = |BNAj (C)| − (|BNAk(C)| − 1)
= (|BN(C)| − |BNAj (C)|)− (|BN(C)| − |BNAk(C)| − 1)
= |BNAk(C)| − |BNAj (C)|+ 1
2) For C ′ ∈ BNAj (C)− {C},
fsim(C ′)− f ′sim(C ′) = |BNAj (C ′)| − (|BNAj (C ′)|+ 1)
= −1
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3) For C ′ ∈ BNAk(C),




4) For all other cells C ′,
fsim(C ′)− f ′sim(C ′) = 0
Thus, the similarity gain of C for Ak is
λAk(C) = fsim − f
′
sim
= (|BNAk(C)| − |BNAj (C)|+ 1)
+(−1)(|BNAj (C)| − 1)
+(+1)(|BNAk(C)|)
= 2(|BNAk(C)| − |BNAj (C)|+ 1)
= 2(Bik −Bij + 1)
Lemma 3.2. Let a cell C be in block Ai. After C moves to block Aj , the similarity
gain of every free cell C ′ is updated as follows:
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Figure 3.4: Similarity gain computation
3) For C ′ ∈ BNAk(C),
λnewAi (C
′) = λoldAi (C
′)− 2
λnewAj (C
′) = λoldAj (C
′) + 2
where 1 ≤ k 6= i, j ≤ n.
Proof. The similarity gain updates are required only for block neighbors of the cell
C which are free.
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1) For C ′ ∈ BNAi(C),
λnewAk (C
′) = 2(|BNAk(C




′) = 2((|BNAj (C ′)|+ 1)− (|BNAi(C ′)| − 1) + 1)
= λoldAj (C
′) + 4
2) For C ′ ∈ BNAj (C),
λnewAk (C
′) = 2(|BNAk(C




′) = 2((|BNAi(C ′)| − 1)− (|BNAj (C ′)|+ 1) + 1)
= λoldAi (C
′)− 4
3) For C ′ ∈ BNAk(C),
λnewAi (C









For all other cells C ′ /∈ BN(C), λ(C ′) remain unchanged.




The similarity coefficient R in the cost function plays an important role in the
performance of the proposed algorithm, since it determines the degree of relative
emphasis on similarity compared to cut quality. Adjusting the similarity coefficient
gives options for desired performance with a trade-off of cut quality and similarity.
The observations to find reasonable values for R are presented in the following
lemmas.
Lemma 3.3. During the execution of the proposed algorithm, the range of similarity
gain of any cell C is bounded by
−2(M∗ − 1) ≤ λAk(C) ≤ 2(M
∗ − 1),
where C ∈ Aj , k 6= j, M∗ = max1≤i≤K∗ |A∗i |.
Proof. Let a cell C be in block A∗i in P ∗, and now be in block Aj in P . From
Lemma 3.1 and, 0 ≤ |BNAk(C)| ≤ |A∗i | − 1 and 1 ≤ |BNAj (C)| ≤ |A∗i |, we have
−2(|A∗i | − 1) ≤ λAk(C) ≤ 2(|A
∗
i | − 1)
From M∗ = maxi|A∗i |,
−2(M∗ − 1) ≤ λAk(C) ≤ 2(M
∗ − 1)
Theorem 3.1. Let a balance ratio be sufficiently large such that all the cells with the
highest gain do not violate the balance constraint. Starting from any arbitrary initial
partition, the proposed algorithm always returns a perfectly preserved partition of
P ∗, if R > p/2.
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Proof. Let the resulting partition from the algorithm be P = (A1,A2, · · · ,AK).
Then, the value of the gain(γ) of each cell under the resulting partition must be
nonpositive. Suppose that P is not a perfectly preserved partition of P ∗, i.e.,
fsim(P ) > 0. Then, there exist some cells with positive similarity gains. Let C
be such a cell in Aj with positive similarity gain so that 2 ≤ λAk(C) ≤ 2(M∗ − 1)
where k 6= j. For the cell C, γAk(C) is as follows:
γAk(C) = κAk(C) + RλAk(C)
Since −p ≤ κAk(C) ≤ p and RλAk(C) > (p/2)2 = p, γAk(C) > 0 for all those cells
with positive similarity gains, which is a contradiction to that γAk(C) in resulting
partition P is nonpositive. Therefore, P  P ∗ and fsim(P ) = 0 with respect to
P ∗.
Lemma 3.4. For a cell C, the range of the similarity gain weighted by R is the
same as the range of the cut gain, if R = p/(2(M∗ − 1)).
Proof. It follows from Lemma 3.3 and −p ≤ κAk(C) ≤ p for any cell C in Aj
(k 6= j).
Based on the observation in Lemma 3.4, we use R∗ = pavg/(2(M∗ − 1)) as a
basis value of the similarity coefficient in our experiments.
3.5 Extension to Multilevel Paradigm
Recently, a new multilevel partitioning paradigm has been introduced, which is ca-
pable of finding higher quality solutions than flat or bi-level partitioners in dramati-
cally reduced run time with the two-digit times speed-up [2, 39, 41]. The multilevel
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partitioning consists of three phases: multilevel coarsening, initial partitioning at
the coarsest level, and multilevel uncoarsening with FM refinement. During the
coarsening phase, the problem size is gradually reduced over the levels while cap-
turing strong connectivities in the circuit netlist. At the coarsest level, a relatively
high quality initial partitioning solution is quickly obtained. Then, the current par-
titioning solution is successively propagated to lower levels, where the partitioning
solution on the bigger problem keeps improving by FM refinement.
The use of multi-phase refinement with restricted coarsening (clustering),
namely V-cycle, has been suggested as a postprocessing procedure of the multilevel
partitioning [39, 40]. The V-cycle is an incremental multilevel partitioning with
a restricted coarsening phase and an uncoarsening/refinement phase. During the
restricted coarsening phase, the multilevel clustering always preserves the previous
partition P ∗ such that any clusters which belong to different blocks in P ∗ are not
allowed to merge together. This clustering scope restriction and a different ran-
domization seed cause the resulting multilevel clustering tree to differ from the tree
constructed while previously producing P ∗. However, at the coarsest level, the un-
derlying partitioning result is exactly identical to P ∗, and while traversing down to
lower (finer) levels, P ∗ is further refined by FM partitioning. The V-cycle is used
as an post-attempt to improve the cut quality of the current solution with the as-
sumption that no modifications have been made to the original netlist hypergraph.
Note that V-cycle does not provide a way to accommodate the netlist hypergraph
modification, nor is capable of quantifying the similarity of the current partition
with respect to the previous partition.
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3.5.1 Restricted Coarsening
Based on the proposed cost functions and the structure of V-cycle, we extend and
incorporate the proposed algorithm into the multilevel paradigm, as follows. Since
the proposed algorithm is also an incremental partitioning, the skeleton of our mul-
tilevel implementation is similar to that of V-cycle (See Figure 3.5); we also follow
the concept of ‘restricted coarsening’ to create an initial partition at the coarsest
level, with the exception that the newly added cells (introduced by the modification
of the netlist hypergraph) have freedom to be clustered with other clusters. Once
such a new cell (or a cluster consisting of new cells only) is merged with another
cluster that belongs to block Ai, the resulting cluster is regarded to belong to Ai.
After the block membership of the cluster that includes one or more newly added
leaf cells is determined, the cluster is never to be clustered with other clusters with
different block memberships, at any levels of clustering. In this fashion, it is guaran-
teed that the partition Pl at any current level l is a perfectly preserved partition of
P ∗ (i.e., fsim(Pl) = 0, 0 ≤ l ≤ t, where t is the coarsest top level). Note that if there
are no newly added cells, the coarsening phase is identical to that of V-cycle. Unlike
V-cycle, the feasibility of the preliminary initial partition Pt at the top level t is
not guaranteed, due to the cell size changes as well as the presence of newly added
cells. Hence, the actual initial partition (Pt)i is obtained by forcing the balance
constraints on the current (perfectly preserved) partition Pt, yielding some positive
similarity cost. The balance is forced by randomly moving some clusters in oversized
blocks to undersized blocks until the balance constraint is satisfied.
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Procedure simPml
Input: a given netlist hypergraph hypergraph H = (C,N )
P ∗ = K∗-way original partition on H∗
Output: K-way partition P = (A1,A2, · · · ,AK)
1. Construct a t-level clustering tree from H using restricted coarsening based on P ∗
2. Obtain a balanced initial partition (Pt)i on Ht from Pt  P ∗
3. Pt := simP(Ht, (Pt)i)
4. for l = t− 1 down to 0 do
5. Project Hl+1 onto Hl
6. Pl := simP(Hl, Pl+1)
Figure 3.5: Outline of the multilevel implementation (simPml)
3.5.2 Refinement with Similarity Cost
The hypergraph uncoarsening and the projection of the current best partition onto
the lower levels remains the same as those of conventional multilevel partitioning
approach. However, the FM refinement at each level is replaced by the partitioning
with multiple objective costs —cut quality cost and similarity cost— discussed in the
previous sections. In particular, the similarity gain computation and the similarity
coefficient are two major issues to be addressed in the multilevel implementation.
Thanks to the restricted coarsening, every cluster at any level in the multi-
level clustering tree is homogeneous, i.e., any cells that belong to different blocks in
the previous partition P ∗ are not located together in the same cluster even though
some newly added cells (not affecting the similarity cost) can be grouped with the
cells with the same block membership, solely by the degree of connectivities. Hence,
Lemma 3.1 is easily generalized as follows.
Corollary 3.1. Let a homogeneous cluster C+ have x cells in A∗i in the original
partition P ∗, and have |C+| − x newly added cells, where 0 ≤ x ≤ |C+|. Also let
the cluster C+ be a subset of Aj in the current partition P , then, in a partition
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P = (A1,A2, · · · ,AK) on a hypergraph H = (C,N ), the similarity gain associated
with moving cluster C+ from block Aj to block Ak is
λAk(C
+) = 2x(|BNAk(C
+)| − |BNAj (C+)|+ x) = 2x(Bik −Bij + x)
where x = |C+ ∩A∗i |, and BNAk(C+) and BNAj (C+) are defined as BNAk(C) and
BNAj (C), respectively, for any cell C of x cells such that C ∈ C+ ∩A∗i . Note that,
for any C1, C2 ∈ C+ ∩ A∗i , BNAj (C1) = BNAj (C2) and BNAk(C1) = BNAk(C2).
Proof. It directly follows from the extension of the proof of Lemma 3.1 to the moves
of x cells.
In a multilevel implementation, one move of a cluster at a higher (coarser)
level is equivalent to the moves of the significantly many leaf cells. As implied in
Corollary 3.1, the group migration caused by the single move of a cluster with x ex-
isting (non-new) cells causes the higher degree of increase/decrease of the similarity
cost at once; actually the amount of similarity cost change is about x times more
than that in a single leaf cell migration. However, the cut cost change associated
with a cluster move is not proportional to the number of non-new leaf cells, x. For
the similarity cost and cut cost to fairly compete with each other, the similarity
coefficient needs to be adjusted based on the size of the cluster; hence we redefine
the partition cost and the gain of a cluster, where the emphasis on the similarity
cost is intentionally downscaled according to the size of each cluster.
Definition 3.10. For a hypergraph Hl = (Cl,Nl) at level l in the multilevel clus-






Note that, if C+ is homogeneous, the similarity costs of any non-new cells in C+ are
identical. Let x be a function defined on the set of homogeneous clusters C+ in Cl
that returns the number of non-new leaf cells which have the same block membership
in P ∗. The partition cost of Pl is defined as




where the R is a similarity coefficient given at the lowest level hypergraph H0.
Accordingly, the gain of a cluster C+ in block Ai to block Aj is computed as
γAj (C
+) = κAj (C
+) + R/x(C+) · λAj (C+)
3.6 Experimental Results
We implemented our algorithm in two versions —flat version(simP) and multilevel
version(simPml)— in C++/STL, and evaluated the performance on nine ISPD
benchmark circuits [1]. The flat version exactly follows the proposed algorithm
described in Figure 3.3, and the multilevel version uses simP as the underlying par-
titioner on the multilevel paradigm. We first provide our experiment setup for both
implementations; then, the results from the flat version, simP, are discussed focusing
on the trade-off between cut quality and stability. Finally, the results from the mul-
tilevel version, simPml, are compared to those from simP to evaluate functionality
and speed-up.
For each circuit, a golden partition P ∗ has been obtained by taking the best
result from 100 runs of K-way hMetis. Then, we have injected some impurities
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such as cell resizing and addition/deletion of cells/nets into the original netlist hy-
pergraph H∗ to simulate netlist modifications. With the knowledge of the previous
partitioning result, the modified netlist H is partitioned by the proposed algorithm
with different values of the similarity coefficient, and the quality is compared with
the fresh runs of hMetis on H. Note that our algorithm was applied only once,
but hMetis performed 10 runs to obtain a well-optimized solution in terms of cut
quality.
Table 3.1, 3.2, and 3.3 shows the cut costs and similarity costs of the 8-
way partitions on the modified netlists under different modification scenarios. The
column (a) and (b) represent the golden partitions on the original netlists and the
initial partitions directly derived from the golden partitions, respectively. An initial
(feasible) partition Pi is obtained just by forcing the balance constraint on a perfectly
preserved partition of the original partition. The column (c) and (d) shows the
results of the proposed approach as the similarity coefficient varies from 0 to R∗. In
(c) similarity is totally ignored and only cut cost minimization is targeted starting
from Pi, while the increase of R gradually emphasizes the similarity. The last column
(e) shows the best results from fresh 10 runs of hMetis on the modified netlists in
terms of cut quality.
It is shown that, as the value of R increases, we have more similar(stable) par-
titioning solutions with a little sacrifice of the cut quality (See Figure 3.6). Thanks
to the high qualities of the golden partitions, only one run of simP yields, in many
cases, better solutions than the best of 10 runs of hMetis (bold-faced in the tables).
The hMetis produces radically different partitions from the golden partitions with











































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































Figure 3.6: Cut-quality/stability trade-off with respect to varying R (ibm09). The






















































Figure 3.7: Distribution of the cells after repartitioned by simP (ibm05). Only the
cells that are placed in a different block from the original block are shown. (a)R = 0
(fcut = 6323, normalized fsim = 353.7) (b)R = 0.25R∗ (fcut = 6528, normalized
fsim = 18.4)
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ble with respect to the original partitions, as smaller similarity costs reflecting the
higher degrees of stability. Figure 3.7 visualizes how much portions of the previous
partition are preserved by simP with different values of R. In this example, with
the sacrifice of 3% cut cost increase which is still lower than the best of 10 runs of
hMetis, the average number of missing block neighbors per cell decreases to 1/20,
compared to the case we simply apply FM starting from Pi.
As noticed in the experimental results, some partitions produced by simP
with higher values of similarity coefficient R are perfectly preserved partitions of
the golden partitions. In these cases, the given balance constraint allows the un-
modified or resized cells to remain in the previous blocks in the golden partitions,
and only newly added cells make moves to improve cut quality. However, with a
little perturbation by imposing lower values of R, even better cut quality solutions
are obtained, which are not achievable from the fresh 10 runs of hMetis.
We observed the number of passes within one run of simP is affected by the
value R, i.e., the more we put an emphasis on stability the fewer number of passes
(65% on an average) is needed to complete the run. Another observation we made
is the difficulty of balancing; if a netlist have several huge cells such as macros, each
of which covers more than 10% of total area, we found that it is difficult to find
a good incremental solution since many cell moves are blocked by a hard balance
constraint. In order to smooth down this hard constraint, we will investigate further
on the feasibility of the use of balance as a cost, not as a constraint.
The results from the multilevel implementation, simPml, is shown in Ta-
ble 3.4, where the modification scenario is the same as the setup in Table 3.3. In
general, simPml shows the same trend of the cut quality/stability trade-off as that of
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simP; however, due to the impact of the restricted multilevel coarsening phase, the
higher stability of the very initial partitioing solutions (represented by the smaller
similarity costs for (Pt)i) was achieved at the top level. While the newly added cells
have full freedom to match with others solely by their connectivities, they are posi-
tioned well in the partitioned multilevel clustering tree even before the uncoarsen-
ing/refinement phase. Also, the clustering tree, which is hierarchically constructed
based on the previous partition P ∗, naturally biases the partitioning solutions at
any levels throughout the uncoarsening/refinement phase while traversing down to
the bottommost level. This additional biasing effect induced by the structure of
the clustering tree renders the resulting partitions less sensitive to the changes of
R value, compared to the flat version’s case. simPml, however, shows slightly worse
cut quality than simP. For instance of R = 0, simPml leads the similarity cost to
about half of simP’s at the expense of 1.13% increase of the cut cost averagely. The
multilevel implementation drastically outperforms the flat implementation in terms
of run time, showing 5 to 22 times speed-up.
3.7 Conclusion
In this chapter, we presented a new incremental partitioning algorithm. Stability
is defined as an additional quality of a partitioning solution, and this meta-data
is formulated as a quality factor and incorporated with cut quality to constitute a
multi-objective cost function. For a partially modified netlist hypergraph and a pre-
vious partitioning solution of the original netlist, the proposed algorithm produces
a similar partition to the previous partitioning solution while the cut quality of the












































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































the-art partitioner, hMetis. The trade-off between similarity and cut quality with
respect to a varying similarity coefficient is observed in the experimental results.
Furthermore, the algorithm has been incorporated into the multilevel paradigm to
produce the comparable results in enormously reduced run times. The proposed
algorithm is beneficial to ECO applications, since our approach helps block-level







In this chapter, we propose a new multi-objective multilevel K-way partitioning
which is aware of resource utilization distribution, assuming the resource utilization
for a partitioned block is proportional to the logic occupation and the interconnec-
tions required for the block. A new quality of the partitioning solution, crowdedness,
is defined as a virtual complexity metric where the physical size and the local connec-
tivity of a partitioned block are considered simultaneously in the form of a weighted
sum. The partitioning solutions driven by overall cut quality minimization tend to
have wide variances of local interconnections for different blocks. The difference of
block sizes, combining with the variance of the interconnections, potentially leads
to the significant imbalance of the crowdedness (equivalently, resource utilization),
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even though the feasibility imposed by a block-size constraint is satisfied.
Using the crowdedness metric, we explore the new partitioning solution space
where the local interconnections are adaptively adjusted according to the block
sizes, still under the same objective of overall interconnections minimization. By
the carefully designed prioritized cell move policy, the proposed crowdedness-based
partitioning achieves near-optimal solutions in terms of resource utilization distri-
bution, while the overall interconnection quality also is improved but the feasibility
is barely violated. The proposed approach is practically beneficial to multi-FPGA
applications, in which excessive interconnections for a FPGA generate additional
logics inside of the FPGA. We also discuss the partitioning applications using a
user-customizable resource priority for each block; a user can specify different rela-
tive costs of interconnection resources for different blocks.
4.1 Introduction
Given a set of cells (circuit elements) and the nets (hyperedges) connecting these
cells, circuit partitioning is to partition these cells into several disjoint blocks (subcir-
cuits). The main objective of circuit partitioning is to minimize the interconnections
between the blocks. Metrics to quantify cut quality such as cut size and sum of ex-
ternal degree (SOED) are used as objective cost functions[4, 33]. In most cases,
balanced solutions are preferred; hence, a balance constraint is given to the problem
so that the resulting block sizes may not exceed the specified range. In addition to
the minimization of the overall interconnections between the blocks, how the inter-
connections are distributed over the partitioned area is also an important issue. For
instance, a certain block that requires excessively many interconnections to other
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blocks may yield a resource over-utilization, called congestion, which originates from
the discrepancy between routing demand and routing supply. However, as pointed
out in [60], the partitioning solutions (or the partitioning-based placement solutions)
suffer from wide variances of external degrees of the partitioned blocks (block pin
counts). The distribution of individual interconnections are significantly unbalanced
over the blocks, even though the total amount of interconnections is minimized.
Authors in [60] presented an approach that tries to control the distribution of
the local interconnections. Using partitioning as a post-processing procedure after
cut minimization, maximum local interconnection is also minimized at the expense
of overall cut quality. A multi-objective cost function, considering overall cut quality
and maximum subdomain degree (i.e., maximum block pin count), is used. However,
the block size balance constraint is still kept stiff and only the peak interconnection is
spread out. Due to the less flexible cell moves during the partitioning process that
does not take ‘intelligent’ block size balancing into consideration, the individual
interconnections are not adaptively adjusted according to the block sizes; hence, an
optimal (or even) distribution of the interconnections cannot be achieved without
an increase of overall cut quality.
4.2 Resource Utilization Model
In this chapter, we use the following resource utilization model, on which we ex-
plore the new partitioning solution space where the individual interconnections are
adaptively adjusted according to the amount of the logic occupation. For a K-way
partition, it is assumed that the equal amount of resources are assigned to K blocks,
and the resource utilization of a block is determined either by the total weight of
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the cells within the block (block size), or by total weight of the external connections
(block pin count). A similar idea is used in the area of white space allocation for con-
gestion removal. The white space allocation approach tries to improve routability
of the placement by adaptively injecting the unoccupied white space to potentially
congested areas that have relatively more estimated interconnections[64]. In this
approach, resource over-utilizations are avoided by padding unoccupied space at
the expense of design size increase; and, the size of white space injected corresponds
to the amount of routing resource increase.
We introduce a simple yet effective concept of crowdedness to give the par-
titioning the control over the resource utilization distribution. Crowdedness of a
block is defined as the weighted sum of the actual block size (i.e., logic occupation
area) and the external degree of the block (i.e., the number of nets incident on the
block). Crowdedness can be viewed as a virtual complexity metric such that the
amount of interconnections of a block accounts for the additional block size, and
it directly conforms to our resource utilization model. The crowdedness balanced
partitioning gives the flexibility to the partitioning solutions, so that smaller blocks
taking relatively smaller amounts of resources are allowed to have denser intercon-
nection, and the blocks with sparser interconnections are allowed to have more logic
occupancy. Although our resource utilization model may not be applicable to every
case, it still provides an effective means to exploring the undiscovered partitioning
solution space using the adaptive interconnection distribution. Figure 4.1 shows the
examples where the concept of crowdedness is depicted.
Figure 4.2 shows the typical trend of the distribution of the maximum crowd-
edness from a number of 8-way partitioning solutions using a state-of-the-art parti-
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Ai Aj
Ci >      Cj
Ai Aj
Ci =       Cj
(a) (b)
Figure 4.1: Crowdedness comparison of two partitioned blocks, Ai and Aj , based on
our resource utilization model. (a)Ai is more crowded than Aj (i.e., Ai has greater
resource utilization than Aj). (b)Ai and Aj are equally crowded (i.e., they have the
same crowdedness).
tioner, hMetis[39, 41]. It is clearly shown that the conventional partitioner produces
partitioning solutions whose maximum crowdedness are far from the optimal. This
is interpreted as the indication that some partitioned blocks have larger sizes, and
have more pin counts as well, yielding significantly unbalanced resource utiliza-
tion. The partitioning solutions tend to have better overall cut quality (SOED)
as the feasibility conditions imposed by balance constraints are loosened. How-
ever, this does not imply that the solutions with looser balance constraints have
smaller maximum crowdedness; On the contrary, many solutions with looser bal-
anced constraints are more severely crowdedness-unbalanced, implying potential
resource over-utilizations.
In our approach, we simultaneously consider the original objective of the
partitioning problem, overall cut quality, and the distribution of crowdedness over
the partitioned blocks. If a block turns out to be crowded, we can alleviate the
crowdedness either by relocating some logic inside the block to less crowded blocks










Figure 4.2: Maximum crowdedness Cmax from 8-way partitioning of ibm05 using
hMetis with SOED minimization. UB10, UB20, and UB30 represent block size
balance constraints allowing 10%, 20%, and 30% deviations from the average block
size, respectively.
nections from the block. In this context, the original block size balancing constraint
is intelligently relaxed for crowdedness control. Two partitioning solutions with the
identical cut qualities (SOED’s) but different crowdedness distributions are shown
in Figure 4.3. From the perspective of resource utilization distribution based on our
model, it is clear that the partition in Figure 4.3(b) is a more desirable solution than
that in Figure 4.3(a). Note that while the maximum crowdedness has been reduced,




Figure 4.3: The partitioning solutions with the same SOED and the max ED (Only
the cells connected to the exposed nets over the blocks are shown) but with different
resource utilization distribution. Relocating several cells in the partition (a), the
new partition (b) is more crowdedness-balanced.
mization of the maximum external degree is not the solution for resource utilization
control, where the block sizes and the external degrees must be considered together.
Neither SOED minimization or maximum ED (external degree) minimization is ca-
pable of telling the difference between these two partitioning solutions.
The multi-FPGA systems is a typical application of the proposed approach.
Thanks to the advance of technology, the hardware-specific pin limit for each FPGA
is not a hard constraint any more in multi-FPGA systems. However, an excessive
amount of connections required for interacting with other FPGA’s still is the crit-
ical factor to increase a degree of pin-multiplexing. As a result, greater external
degrees lead to more additional logic inside a FPGA to accommodate the multi-
plexing; consequently, the chances of failure fitting the design into the FPGA’s, due
to the resource over-utilization, increase. Moreover, the timing performance of the
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implemented design on the FPGA’s becomes degraded if too many multiplexings
are involved. Also, for the general layout in an incremental context, the proposed
approach can be viewed as a congestion-aware partitioning, assuming the model
that the routing resources are evenly assigned to the equal-sized bins and the size of
the unoccupied area (e.g., white space) of the bin corresponds to available routing
resources.
In the following sections, we present a new resource utilization balanced par-
titioning using crowdedness, on top of the multilevel paradigm. The multilevel par-
titioning has been shown to be the most effective approach to producing excellent
partitioning quality in a dramatically shorter run time compared to conventional
flat-level partitioning heuristics. Generally a multilevel partitioning consists of 1)
multilevel clustering (coarsening), 2) initial partitioning at the coarsest level, and
3) multilevel FM refinement with unclustering (uncoarsening)[39, 41]. During the
coarsening phase, the problem size is gradually reduced over the levels while cap-
turing strong connectivity in the circuit netlist. Then, the initial partition at the
coarsest level is propagated to lower levels, at which FM partitioning is performed
to improve the current initial partition inherited from the upper level.
We first define crowdedness as a partitioning quality metric. Then we de-
scribe our multilevel partitioning approach using the crowdedness metric, where
the crowdedness distribution is optimized by minimizing the maximum crowded-
ness. Since we still need to minimize the overall interconnection as well, the cell
move policy in the underlying FM partitioning must be carefully designed to ac-
count for both objectives. Instead of a parameterized dual-objective cost function,
the proposed approach uses a prioritized cell selection, which is simple but helps
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avoid being trapped in local minima. Experimental results show that the proposed
crowdedness based partitioning achieves near-optimal solutions in terms of crowd-
edness distribution, while the overall interconnection quality also is improved, but
the original feasibility condition is barely violated. Such solution space never has
been discovered with the conventional partitioning approaches.
4.3 Crowdedness
In this section, the definition of crowdedness is introduced as a new quality metric
of a partitioning solution.
Definition 4.1. A circuit is modeled by a netlist hypergraph H = (C,N ), where C
is a set of cells with associated sizes and N is a set of nets (hyperedges) connecting
two or more cells. A pin is a connection point between a cell and a net.
Definition 4.2. A K-way partition of a hypergraph is described by the K-tuple,
P = (A1, A2, · · · , AK) where Ai ∩ Aj = ∅ for i 6= j and ∪iAi = C. Ai is said to be
the i-th block of the partition.
Definition 4.3. For a partition P = (A1, A2, · · · , AK) on hypergraph H, crowded-
ness of a block Ai is a virtual complexity metric where the block size and the pin
count are combined, and is defined as
C(Ai) = S(Ai) + αiE(Ai)
where S(Ai) is the physical size occupied by the cells belong to Ai, E(Ai) is the
external degree of Ai (i.e., the number of nets incident on Ai connecting to other
block(s)), and αi is a positive weighting coefficient. E(Ai) is also referred to as block
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pin count of Ai. For simplicity, we use Ci, Si, and Ei instead of C(Ai), S(Ai), and
E(Ai), respectively, when the index of the block is clear from the context.
Crowdedness of a block can be viewed as the original block size added by
a virtual block size that is proportional to the pin count (the external degree) of
the block. The positive constant αi determines relative sensitivity on the amount of
the external degree for block Ai. For example, if αi is the same for every block Ai,
the cost of using each block pin is identical all over the blocks. However, assigning
a relatively higher value of α for a certain block Ai, the resource utilization is
customized such that, for the block Ai, the crowdedness is reduced more by Ei
reduction rather than by Si reduction, since the use of any pins of Ai is more
expensive than the pins on the other blocks. Note that the minimization of overall
crowdedness (minimize
∑





i Si is constant.
Definition 4.4. Consider a partition P = (A1, A2, · · · , AK) on hypergraph H, with
SOED Etot (=
∑
i Ei) and the maximum crowdedness C
∗ (= maxi Ci). P is said
to be perfectly crowdedness balanced at Etot, if there exist no other partitions with
the same SOED Etot have maximum crowdedness values smaller than C∗. Given
a SOED Etot, the optimal (minimal) maximum crowdedness C∗ is achieved when





Si/K + α · Etot/K
where the optimal maximum crowdedness is a linear function of SOED.
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4.4 Multilevel Partitioning Using Crowdedness
In this section, we define a new partitioning problems that consider crowdedness
distribution as well as the original overall cut quality. The proposed approach, for
the improvement of crowdedness distribution, can be incrementally applied to a
previous partitioning solution, where only overall interconnection has already been
minimized. Otherwise, the approaches can be utilized in stand-alone partitioners
starting from scratch, that optimize cut quality and crowdedness distribution simul-
taneously.
A simple idea to take crowdedness balance into consideration using crowded-
ness is keeping the original partitioning objective, SOED, but applying a crowded-
ness balance constraint instead of a block size constraint. With the SOED objective
and the crowdedness constraint, we formulate a partitioning problem as follows.
Problem 4.1. Given a netlist hypergraph H = (C,N ), the K-way partitioning
problem consists of finding a partition of K blocks (K ≥ 2) such that the
∑K
i=1 Ei is
minimized while each Ci is constrained to a certain size, i.e., CMIN ≤ Ci ≤ CMAX .
Even though the problem is intuitively clear, there are some difficulties in
this approach. First, the decision on the reasonable values of CMAX for feasible
solution is not easy since it depends on the characteristics of a netlist hypergraph
such as density of the hypergraph. Second, given a crowdedness constraint, the
feasibility of the resulting partition is not guaranteed, i.e., the final solution is not
always bounded by the specified crowdedness. For example, we may want to start
the iteration of cell moves from a crowdedness-balanced partition to results in a final
feasible solution. But for overly tight crowdedness constraints, even construction of
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Algorithm ML crowdedness constraint
Input: netlist hypergraph H = (C,N ),
(optional) previous partition Pprev on H
Output: K-way partition P
1. Construct a t-level clustering tree from H
2. Obtain a top level initial partition Pt (SOED minimized)
3. Set CMAX to maxi Ci in Pt
4. for l = t− 1 down to 0 do
5. if CMAX is not violated in Pl+1
then CMAX = (1− x)CMAX
6. Pl = K-way FM(Hl+1, Pl+1, CMAX)
Figure 4.4: Outline of multilevel partitioning with crowdedness constraint.
such an initial partition is not trivial.
Recall that a partition which is more crowdedness balanced is preferred, and
our approach is implemented on the multilevel partitioning paradigm. Therefore, it
can be suggested that the use of dynamic crowdedness constraints over the parti-
tioning levels as shown in Figure 4.4. First, at the coarsest level, overall cut quality
is optimized by SOED minimization by K-way FM partitioning [33]. Then, the
peak crowdedness of the top level partitioning solution is used as the crowdedness
constraint, and the constraint is gradually reduced while proceeding down to lower
levels (x in Figure 4.4 was set to 0.02 for our experiments). If the crowdedness con-
straint is violated in the current level partition, the constraint is not modified but
tried again at the next lower level. In the Figure 4.4, the crowdedness is not actively
rearranged, since it does not have an actual cost functions to drive the crowded-
ness balancing. We use the result from this approach as a less-effort solution for
comparison purpose in the following section.
Unlike the above preliminary approach, the overall crowdedness (equiva-
lently, SOED) and the peak crowdedness can be simultaneously minimized using
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Algorithm ML crowdedness cost
Input: netlist hypergraph H = (C,N ),
(optional) previous partition Pprev on H
Output: K-way partition P
1. Construct a t-level clustering tree from H
2. Obtain an initial partition Pt (SOED minimized)
3. Pt = K-way FM(Ht, Pt) with the crowdedness cost
4. for l = t− 1 down to 0 do
5. Pl = K-way FM(Hl+1, Pl+1) with the crowdedness cost
Figure 4.5: Outline of multilevel partitioning with crowdedness cost
two objective functions for each of them. They can be combined to form a single
multi-objective cost in a parametric way, or can be separated but carefully managed
in a prioritized method. With the problem formulation below, we do not have the
feasibility (in terms of crowdedness balance) issues since now crowdedness is a part
of the objective function.
Problem 4.2. Given a netlist hypergraph H = (C,N ), the K-way partitioning
problem consists of finding a partition of K blocks (K ≥ 2) such that both
∑K
i=1 Ei
and max1≤i≤K Ci are minimized.
One way of solving this problem is to set up and minimize a multi-objective
cost function combining these qualities,
∑K
i=1 Ei + R(max1≤i≤K Ci), where R is a
positive weighting factor that determines relative emphasis of maximum crowded-
ness. However,
∑
i Ei cannot be totally isolated from (maxi Ci) and they are actually
closely related, so the parameter R must be carefully chosen.
As an alternative technique which is non-parametric, we suggest a priority-
based approach in which maximum crowdedness is the highest priority objective,
and SOED (i.e. overall crowdedness) is the second. We always look for a new
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solution from a current solution that has a smaller value of maximum crowdedness.
However, moves to a solution with a smaller values of SOED than the current SOED
are also allowed if maximum crowdedness cannot be improved. More specifically, in
the k-way FM refinement at each level in the multilevel partitioning, a vertex (i.e.,
cluster) is randomly chosen, and the move of the vertex to a target block is always
taken if the move of the vertex yields a maximal reduction of the peak crowdedness
and the reduction is positive. If, however, any moves of the vertex cannot reduce the
maximum crowdedness, the move with a maximal positive SOED reduction is taken
even though it will increase the peak crowdedness. If a current vertex cannot make
any moves that reduce either costs, we look for another candidate vertex to move.
According to our extensive experiments, this prioritized approach dramatically helps
avoid getting trapped in local minima. Also, this is more suitable to incremental
contexts where the crowdedness control is applied to a previous partitioning solution
in which SOED has been well-minimized [25, 19].
4.5 Experimental Results
We implemented our algorithms in C++/STL and evaluated the performance on 18
ISPD benchmark circuits [1]. For each circuit, the performance of the proposed algo-
rithms is evaluated by incrementally applying the crowdedness-based partitionings
to the best solution from 20 runs of K-way hMetis with the SOED minimization
objective.1 The proposed algorithm re-partitions each of the netlist hypergraphs
with the capability of redistributing resource utilization (represented by the crowd-
1The best of 20 runs of partitioning was obtained not because it is practically useful, but because
the tight initial solution renders the problem more difficult to optimize both SOED and max Ci.
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Ei for every block Ai from the partitioning solution from hMetis, which
makes the contribution of a block pin count to the crowdedness value equivalent to
the size of the block. For instance, if a block in a new partition has the average
block pin count of the previous SOED-minimized partition, then the block pin count
will be reflected as the average block size, in the virtual complexity of crowdedness.
The maximum crowdedness and SOED, before and after applying our algorithms,
are compared in Table 4.1.
Note that only half of the change of an external degree is reflected in the
crowdedness, and there is a lower bound of the maximum crowdedness at a given
SOED. To fairly evaluate the effectiveness of our approach, two measures are addi-
tionally suggested and shown in the third and the fourth columns for each algorithm
— effective SOED and the deviation from the optimal crowdedness. The effective
SOED represents the equivalent value of SOED that we would need in order to reach
the same crowdedness as the resulting partition, if the external degrees were uni-
formly reduced over the blocks. This metric indicates the effort needed to have the
same maximum crowdedness without any awareness of crowdedness distribution.
Therefore, the difference from an effective SOED to an actual SOED quantifies the
effectiveness of the proposed algorithms. The fourth column for each algorithm
shows the resulting partitions’ deviations from perfectly crowdedness-balanced so-
lutions at their current SOED, which indicates how close the resulting partitioning
solutions are to the optimal solutions.
As shown in Table 4.1, both the maximum crowdedness and SOED are im-




















































































































































































































































































































































































































































































Figure 4.6: Solution space traversals from the multilevel partitionings with different
objectives.
represented by SOED, is more reduced by the crowdedness constraint-based ap-
proach, the partitioning with crowdedness cost using the prioritized cell move policy
shows a larger reduction of maximum crowdedness than the partitioning with dy-
namic crowdedness constraint. The actual SOED is close to the effective SOED in
the results from the crowdedness constraint-based partitioner, since the crowdedness
cost does not drive the solutions, but rather the maximum crowdedness reduction is
obtained naturally from the overall crowdedness (SOED) optimization at the same
rate.
The effectiveness of crowdedness control is improved by using the crowded-
ness cost. Even if the actual SOED reduction is not so significant, the effective
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SOED’s show that the rearrangement made by our algorithm has an equivalent im-
pact on the crowdedness distribution that would have been obtained by the large
amount of SOED reduction (25%–75%). Also, the resulting solutions are very close
to the optimal solutions (i.e., perfectly crowdedness balanced partitions). According
to the experimental results, about 40% of the resulting solutions are within 5% from
the optimal solutions in terms of maximum crowdedness.
The effectiveness of the proposed algorithm is clearly recognized by demon-
strating the solution space traversals shown in Figure 4.6. In this example, the
maximum crowdedness and SOED are plotted during the entire move sequence of
three different multilevel partitioning algorithms applied on a partitioning solution
from hMetis. Applying conventional “SOED only” minimization (which is called
V-cycle in hMetis), the crowdedness distribution is barely improved and still is far
from the optimal solution. Furthermore, if we try to optimize crowdedness distribu-
tion by minimizing the maximum crowdedness without considering SOED quality,
the resulting partition has more improved crowdedness, but is trapped in a local
minimum that has much larger value of SOED. Thanks to our prioritized cell move
policy that accounts for both the maximum crowdedness and SOED, it is able to
find a solution that has a comparable reduction of SOED to SOED-only partition-
ing, while the crowdedness distribution is optimal, i.e., the crowdedness is perfectly
balanced. As shown in Figure 4.7, the physical block sizes and the external degrees
are adaptively rearranged to produce an optimal solution in terms of crowdedness
distribution at a new SOED that is also further improved from the previous SOED.
For the experimental purpose, the original feasibility condition, block size balancing,
























Figure 4.7: Crowdedness distribution (ibm05) over 8 partitioned blocks (a) from
hMetis with SOED minimization (SOED = 11762), and (b) after applying the pro-
posed partitioning algorithm (SOED = 11286). The original block size balancing
constraint, 10% deviation from the average block size, is not violated.
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crowdedness control. However, any severe violations of the block size balancing were
not observed; the deviations from the maximum block size in the original partition
from hMetis ranged only up to 10%.
Figure 4.8 shows a more detailed diagram on how the proposed algorithm
drives the solution, minimizing both the maximum crowdedness and SOED. Note
that our prioritized move policy does not allow a cell (or cluster) to move to another
block if it degrades both qualities. However, when the maximum crowdedness can-
not be improved, a move with SOED reduction is taken as an alternative. At higher
levels in the proposed multilevel partitioning where each cluster (vertex) is relatively
large compared to the block sizes, it inevitably involves SOED increases since the
block size change is more dominant in the crowdedness. By traversing back and
forth from the optimal solution, the clusters are well shuffled for crowdedness bal-
ancing, and the nets are disentangled for SOED reduction. While the cluster sizes
become smaller at lower levels after successive unclustering, both the crowdedness
distribution and SOED start to improve, maintaining the near-optimal crowdedness
distribution at the corresponding SOED value. Allowing the moves of the clusters
with SOED reduction but maximum crowdedness increase, the solution does not fall
into local minima and looks for a better solution by giving up an optimal solution
at a higher SOED value. The repetition of this sequence is represented as saw-tooth
shapes along the optimal solutions in Figure 4.8.
4.6 Conclusion
In this chapter, we presented a K-way multilevel partitioning for uniform resource
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Figure 4.8: Detailed solution space traversal.
partitioning solution, crowdedness, was defined as the weighted sum of logic occu-
pation and the local connectivity. Experimental results show that our crowdedness-
balanced multilevel partitioning produces near optimal solutions in many test cases
in the sense that the crowdedness is balanced over the partitioned blocks, while the
overall interconnection is not sacrificed. The proposed algorithm aimed at the uni-
form distribution of the crowdedness to avoid potential resource over-utilizations.
More investigation for user customizable resource utilization will be performed as
our future work. One way is to use a resource priority; a user can specify different
relative costs of interconnection resources for different blocks by assigning different
weighting coefficients. We can also extend it to crowdedness shaping, if we want a
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The multilevel partitioning paradigm has recently been introduced, and received a
lot of attention because of its dramatic improvement in both cut quality and run
time. Though the multilevel partitioning paradigm is relatively robust, it has limited
flexibility; while the partitioning solution is refined over multiple levels, the prob-
lem instance at each level totally relies on the prior construction of the multilevel
clustering tree. Specifically, even though the information on the local connectivity
qualities in the clustering tree is available at the time of uncoarsening, the multilevel
partitioning does not restructure the tree to favor better FM refinement. In this
chapter, we present a more flexible version of the multilevel partitioning which uti-
lizes the cluster quality statistics from the multilevel clustering tree; the multilevel
uncoarsening phase involves multirate unclustering, where some ill-formed interme-
diate clusters are identified earlier and unclustered at faster rates across the levels.
91
By the implicit restructuring of the clustering tree during the uncoarsening and re-
finement phase, the proposed approach produces higher quality solutions and more
predictable quality/runtime trade-offs.
5.1 Introduction
As designs become massively interconnect-dominated and present unmanageable
instance complexities, circuit partitioning is recognized as a critical optimization
problem in computer-aided VLSI design automation. Partitioning solutions have
a great impact on automatic placement and routing procedures, especially in large
scale design procedures, where tens of millions of cells are handled. Millions of the
cells cannot be handled in a flat mode any more due to the limitation of computa-
tion power and memory space. Moreover, concurrent engineering of the individual
subcircuits can shorten design turnaround time. As a result, a circuit needs to be
partitioned into several blocks where the massive amount of data is broken into
manageable sizes while minimizing the interactions between the partitioned blocks.
Partitioning techniques are often embedded in the large scale placement procedure
to determine the optimal global positions [12, 9, 38].
The multilevel partitioning paradigm has recently been introduced, and re-
ceived a lot of attention because of its dramatic improvement in both cut quality
and run time [2, 39, 41, 20]. In particular, the speed-up obtained from the multilevel
partitioning enables commercial CAD tools to achieve high quality partitioning so-
lutions in a practically tractable time. The multilevel partitioning consists of three
phases: multilevel coarsening, initial partitioning at the coarsest level, and multi-

























Figure 5.1: Multilevel hypergraph bi-partitioning. Hi is the next level coarser hy-
pergraph of Hi−1.
size is gradually reduced over the levels while capturing strong connectivities in the
circuit netlist. At the coarsest level, a relatively high quality initial partitioning
solution is quickly obtained. Then, the current partitioning solution is successively
propagated to lower levels, where the partitioning solution on the bigger problem
keeps improving by an iterative improvement based refinement heuristic.
Though the multilevel partitioning paradigm is relatively robust, we notice
that it has limited flexibility; while the partitioning solution is refined over multiple
levels, the problem instance at each level totally relies on the prior construction of
the multilevel clustering tree. As shown in Figure 5.1, a vertex (cluster) in a coarser
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hypergraph at a higher level, actually is a set of several bottommost leaf cells. The
coarsening is performed in a hierarchical manner constructing a multilevel clustering
tree, so that the local connectivities of the lower level clusters (or leaf cells) are
not seen until the level-by-level unclustering procedure reaches the level at which
those clusters are located. Even though the information on the local connectivity
qualities in the clustering tree is available at the time of uncoarsening, the multilevel
partitioning does not restructure the tree to favor better FM refinement.
It is noticed that further improvement of the multilevel partitioning based
on the trade-off between run time and quality have barely been introduced. Ad-
justing the problem size reduction ratio between the adjacent levels, the number of
levels can increase so that possibly better quality solutions can be achieved by more
refinement steps on more levels at the cost of longer run time [2]. However, through
the extensive experiments, it is observed that the increase of the number of levels
does not provide a reasonable trade-off, and the higher number of levels does not
guarantee a higher quality solution.
This limitation of the flexibility is an inherent obstacle against fundamental
improvement of the multilevel partitioning. In this chapter, we present a new ver-
sion of the multilevel partitioning which utilizes the cluster quality statistics from
the multilevel clustering tree constructed during the coarsening phase; the multilevel
uncoarsening phase involves multirate unclustering, where some ill-formed interme-
diate clusters are identified earlier and unclustered at faster rates across the levels.
By the implicit restructuring of the clustering tree during the uncoarsening and re-
finement phase, the proposed approach produces higher quality solutions and more
predictable quality/runtime trade-offs.
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5.2 Multilevel Multirate Partitioning
In this section, we analyze the multilevel partitioning paradigm and suggest a simple
yet effective approach to providing flexibility to the multilevel partitioning based on
multirate unclustering.
5.2.1 Anatomy of Multilevel Partitioning
All the iterative improvement based partitioning (IIP) heuristics are based on the
greedy strategy; they start with some feasible (balanced) solution and iteratively
make a move to the best possible neighboring solution at a time. The process is
performed until the algorithm reaches a local minimum, i.e., a solution for which
all neighboring solutions have greater costs. However, the IIP heuristics – such as
Fiduccia-Mattheyses (FM) algorithms and their variations – have some mechanisms
to avoid being trapped into local minima. In an entire sequence of moves of all the
cells, every move is made by the best cell with a highest cost reduction (gain) at
each moment, whether the gain is negative or positive. After the completion of one
pass, the best partition with a minimum cost ever is backtracked and selected as
the initial partition for the next pass (See Figure 5.2). This process is performed
until no more cost reduction is available during a pass.
Even though it allows hill-climbing out of local minima, IIP approach has two
basic limitations; as the problem sizes become greater, the number of passes tend to
increase, albeit the cost reductions in most passes are not high enough. Furthermore,
the resulting quality of the final partition is greatly dependent of the very first initial
partition, yielding a wide variance of the qualities when run multiple times with
different initial partitions. The multilevel partitioning effectively addresses both
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initial partition in the current pass
best partition backtracked;
used as the initial partition in the next pass
Moves
Cut cost
Figure 5.2: Cost variations by the cell moves in a pass in FM algorithm.
issues even though its underlying refinement algorithm is still FM partitioning.
The original problem size is gradually reduced level by level, to the extent
that FM algorithm can be efficiently applied. At each level, connectivity-driven
clustering tries to minimize the number of exposed nets (hyperedges) at the current
level, during the construction of multilevel clustering tree. When the problem size
has been reduced enough to satisfy a given specified condition, or no more significant
problem size reduction is available, the multilevel clustering tree construction is
completed. While the clusters are uncoarsened traversing down to the lower levels
from the top, the computation effort required for the refinement is associated with
the quality of the current initial partition from the upper level and the problem size
of the current level. A high quality initial partition is easily obtained at the top level,
thanks to the connectivity driven clustering process. Since the initial partition keeps
improving while passing through the intermediate levels, the increasing problem size
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tends to be counterbalanced with the decreasing cost of the initial partition, so that
the computation effort is not significantly increased at the lower levels.
Our attention focuses on the following aspects of the multilevel partitioning.
First, note that a single move of one cluster at a higher level corresponds to a group
migration of the many leaf cells. This process acts as if it traverses to the states
in the original solution space in a wide stride, where it would have been difficult
to be searched without considerable amount of successive moving of those leaf cells
at the bottom level. For instance, consider a move of a cluster with n leaf cells to
another block. Then, the resulting state transition made by a single move of the
cluster would have been done by a series of n moves at the bottom level. There are
n! different ways to achieve the same state transition. On the other hand, due to
this implicit successive group migrations, the hierarchical structure of the clustering
tree tends to bias the partitioning solution throughout the multilevel refinement
steps. As the FM refinement proceeds down to the lower levels, it becomes more
difficult to climb out of the current local minimum since most cells settle down in
the current positions which were inherited from upper levels. For example, there
may exist a lower-level cluster which is desirable to be split for overall quality, but
remains hidden in the enclosing parent clusters during the refinement phase until
very fine levels are reached.
5.2.2 Multilevel Partitioning with Multirate Uncoarsening
The proposed approach starts with the same multilevel clustering method as that
of the state-of-the-art multilevel partitioner, hMetis [39]. We use a connectivity
cost and merging policy similar to FC coarsening in hMetis [41, 42]. Once the
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clustering tree construction is completed, Rent exponent [54, 52, 36] is used as a
quality indicator of each cluster’s local connectivity.1 In [20], the authors used Rent
exponent (also known as Rent parameter) to quantify the physical connectivities of
the hierarchical elements in a design hierarchy, and used the hierarchical groupings
with relatively strong connectivities as the clustering boundaries in the multilevel
coarsening.
Note that, a small Rent exponent for a cluster implies relatively high connec-
tivity inside the cluster and a large Rent exponent implies low internal connectivity
but more connectivity to outside of the cluster. In the proposed approach, the
quality of every cluster is examined by applying Rent exponent computation, at
each level. And, the worst x% among the current level clusters, that have relatively
sparser internal connectivities than other peer clusters but stronger connectivity to
outside, are marked as ill-formed clusters. Such a cluster is called a negative cluster,
otherwise, it is called a positive cluster. In our experiments, the clusters within the
worst 5% are selected at every level.
Once the clustering tree mark-up is finished, an initial partition is obtained
at the top level by choosing the best solutions from multiple runs of FM, which
is followed by successive multilevel unclustering and refinement steps. However,
unlike the level-by-level unclustering in the conventional multilevel partitioning, the
unclustering is performed at various rates for different clusters. First, all clusters
are unclustered to their immediate children (immediate subclusters) located at the
next lower level, which is identical to one-level unclustering. Then, the negative
clusters among the new subclusters are further unclustered as follows: Consider
1For details on Rent’s rule and Rent exponent, which have been widely used for interconnection




(a) part of clutering tree (b)one−level unclustering (c) multirate unclustering
Figure 5.3: Unclustering of two cluster A and B in (a) clustering tree. (b) Simple
one-level unclustering and (c) multirate unclustering, where negative clusters are
further unclustered until there are no more negative clusters.
that a (sub)cluster C is negative (i.e., turned out to be an ill-formed cluster). The
cluster C is recursively flattened down to the lower levels, until all the positive
descendants of the cluster are discovered in the subtree rooted at C. The such
positive descendants of the cluster C is now located in place of C. (As an alternative
option, we can simply assign the ill-formed clusters some integer values greater
than one as the unclustering depth, i.e., unclustering rate.) Upon completing these
processes for all the negative clusters at the current level, the problem size relatively
increases and the modified hypergraph netlist only consists of positive clusters and
the associated nets. Note that, due to the higher-rate unclustering of the ill-formed
clusters, some nets that were originally hidden at the current level are now exposed
earlier.
FM refinement is then applied to the modified netlist hypergraph, and the
resulting partition potentially can be favored with finer granularities of some (orig-
inally) lower-level clusters and nets. The nets connecting those cells, which were
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Procedure iml
Input: a given netlist hypergraph hypergraph H = (C,N )
Output: bipartition of C, P0 = (A1,A2)
1. Construct a k-level clustering tree T from H0 = H
// Hi is the resulting hypergraph at level i
2. Obtain the initial partition Pk by multiply applying FM on Hk
3. H ′k := Hk
4. for i = k − 1 down to 0 do
5. S := { immediate children of the clusters in H ′i+1 in T }
5. H ′i := ∅
6. uncluster further(S, H ′i)
7. Project Pi+1 onto H ′i
8. Pi := FMbipartition(H ′i, Pi+1)
Procedure uncluster further(V , V ′)
1. P := positive clusters and leaf cells in V
2. N := V − P
3. V ′ := V ′ ∪ P
4. if N 6= ∅
5. S := { immediate children of the clusters in N in T }
6. uncluster further(S, V ′)
7. else
8. return
Figure 5.4: Multilevel partitioning using multirate unclustering.
not easy to effectively contract during the multilevel clustering phase, are exposed
earlier at a higher level, and we have more chances to optimize those connections
in the successive lower levels. The computation effort for those problematic nets is
transfered from the clustering process to the FM partitioning refinement process;
these nets can be viewed as requiring more attention and hence having more prior-
ities since their optimization is tried on more levels than other nets. Although the
original multilevel paradigm is still kept, some ill-formed clusters are unclustered
at the faster rates than the others; hence, they have more chances to be refined by
FM at the cost of more computational effort of the FM heuristic. The above pro-
cedure causes the original clustering tree to be implicitly restructured throughout
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the proposed multilevel uncoarsening phase. The entire procedure above is called
multilevel multirate partitioning (See Figure 5.4).
5.3 Experimental Results
We implemented our algorithm in C++/STL and evaluated the performance on
nine ISPD benchmark circuits [1]. For each circuit, we compare the cut quality
and run time to those of the regular multilevel partitioning implementation (our
own implementation of hMetis [39, 41]).2 For fair comparison, it should be assured
that both implementations construct the same clustering tree. Hence, an identical
random seed was provided to a pair of both runs, to guarantee that entire multilevel
clustering processes are identical.
Figure 5.5 shows the relative cut quality of the multilevel multirate biparti-
tioning compared to the multilevel bi-partitioning without multirate unclustering.
Since our experimental environments forced both partitioners to use the same clus-
tering tree for uncoarsening and refinement phase, the quality variances are primar-
ily caused by the effectiveness of the proposed multirate unclustering. Thanks to
the multirate uncoarsening, the cut qualities have been consistently improved by a
range of 2 to 5% cutsize reduction, at the expense of 15 to 28% longer run time.
The increased run time corresponds to the problem size increase at each level by a
number of lower level clusters and nets which are exposed earlier. This shows that
more computational efforts have been made by FM partitioning with the multirate
2We cannot compare our results directly to the results from hMetis, since we are unable to
create the identical clustering tree in hMetis. Throughout the extensive experiments, our own
implementation of hMetis has shown similar or slightly better performance than the original hMetis,











































Figure 5.5: Results of the proposed multilevel multirate partitioning compared to
unirate partitioning. (a) Relative cut quality: average cut size improvement from





In this chapter, we deeply analyzed limitations of the multilevel partitioning paradigm
and suggested a simple yet effective approach to providing flexibility to the multilevel
partitioning based on multirate unclustering. An improved version of the multilevel
partitioning which utilizes the cluster quality statistics from the multilevel cluster-
ing tree constructed during the coarsening phase has been introduced; the multilevel
uncoarsening phase involves multi-rate unclustering, where some ill-formed interme-
diate clusters are identified earlier and unclustered at faster rates across the levels.
The preliminary experimental results show that the proposed approach is promising




In this dissertation, the limitations of current partitioning techniques are identified,
and new multilevel partitioning algorithms have been suggested. Some new metrics
for additional qualities of partitioning solutions were defined, and novel partitioning
techniques on the multilevel paradigm were presented.
A new multilevel partitioning framework that takes advantage of user de-
sign hierarchy has been presented in Chapter 2. As a guidance of design hierarchy,
clustering scope restriction is used to construct a multilevel clustering tree. The
clustering scopes are selectively determined by Rent exponent computation and up-
dated dynamically while the clustering tree is being built up. Due to the benefit
from the guidance by the design hierarchy which has implications on connectivity
between functional blocks, our proposed algorithm generates better multilevel clus-
tering tree while the number of levels is aggressively reduced. Our experiments on
large scale real circuits show that the proposed partitioning approach outperforms
the state-of-the-art multilevel partitioner hMetis, producing much more stable so-
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lutions.
In Chapter 3, we proposed a new incremental partitioning algorithm. Stabil-
ity is defined as an additional quality of a partitioning solution, and this meta-data
is formulated as a quality factor and incorporated with cut quality to constitute a
multi-objective cost function. For a partially modified netlist hypergraph and a pre-
vious partitioning solution of the original netlist, the proposed algorithm produces
a similar partition to the previous partitioning solution while the cut quality of the
resulting partition is superior (or comparable) to fresh multiple runs of the state-of-
the-art partitioner, hMetis. The trade-off between similarity and cut quality with
respect to a varying similarity coefficient is observed in the experimental results.
Furthermore, the algorithm has been incorporated into the multilevel paradigm to
produce the comparable results in enormously reduced run times. The proposed
algorithm is beneficial to ECO applications, since our approach helps block-level
ECO placers maximize the incremental capability by minimizing the portions to be
re-placed.
In Chapter 4, we presented a multilevel partitioning for uniform resource
utilization. Based on our resource utilization model, a new quality metric of a
partitioning solution, crowdedness, was defined as the weighted sum of logic oc-
cupation and the local connectivity. Using the crowdedness metric, we explored
the new partitioning solution space where the local interconnections are adaptively
adjusted according to the block sizes, still under the same objective of overall inter-
connections minimization. By the carefully designed prioritized cell move policy, the
proposed crowdedness-based partitioning achieves near-optimal solutions in terms
of resource utilization distribution, while the overall interconnection quality also is
105
improved but the feasibility is barely violated. The proposed approach is practi-
cally beneficial to multi-FPGA applications, in which excessive interconnections for
a FPGA generate additional logics inside of the FPGA.
Finally, in Chapter 5, we deeply analyzed the limitation of the multilevel
partitioning paradigm and suggested a simple yet effective approach to providing
flexibility to the multilevel partitioning based on multirate unclustering. An im-
proved version of the multilevel partitioning which utilizes the cluster quality statis-
tics from the multilevel clustering tree constructed during the coarsening phase has
been introduced; the multilevel uncoarsening phase involves multi-rate unclustering,
where some ill-formed intermediate clusters are identified earlier and unclustered at
faster rates across the levels.
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